

2

NAVAL POSTGRADUATE SCHOOL Monterey, California





THESIS

IMPLEMENTATION OF PROCESS MANAGEMENT FOR A SECURE ARCHIVAL STORAGE SYSTEM

by

Anthony Ross Strickler

March 1981

Thesis Advisor:

R. R. Schell

Approved for public release; distribution unlimited

THE LIVE LOVE

81 8 05 024

| REPORT DOCUMENTATION PAGE | READ INSTRUCTIONS BEFORE COMPLETING FORM |
|--|--|
| | 3. RECIPIENT'S CATALOG NUMBER |
| AD-10230 | S. TYPE OF REPORT A REMOD COVER |
| TITLE (and Embellio) | Master's Thesis |
| Implementation of process management of for a secure archival storage system. | March 1981 |
| for a secure archival storage system. | 6. PERFORMING ORG. REPORT NUMBE |
| . AUTHOR(e) | E. CONTRACT OR GRANT NUMBER(s) |
| Anthony Ross Strickler | |
| | |
| PERFORMING ORGANIZATION NAME AND ADDRESS | 10. PROGRAM ELEMENT, PROJECT, TA AREA & WORK UNIT NUMBERS |
| Naval Postgreduate School Monterey, California 93940 | |
| | |
| . CONTROLLING OFFICE NAME AND ADDRESS | Marchall 81 |
| Naval Postgraduate School Monterey, California 93940 | 13- NUMBER OF PAGES |
| 4. MONITORING AGENCY MAME & AGENCEON Williams from Controlling Office) | 18. SECURITY CLASS. (of this report) |
| IS MUNITURING AGENCY AGENCY AND | Unclassified |
| (12) 228 | |
| | 184. DECLASSIFICATION/DOWNGRADIN |
| 17. DISTRIBUTION STATEMENT (of the abotract entered in Block 20, if different in | m Report) |
| 17. DISTRIBUTION STATEMENT (of the abovest entered in Block 20, if different in | in Report) |
| 17. DISTRIBUTION STATEMENT (of the abovect entered in Block 30, if different in | m Report) |
| | a Report) |
| 18. SUPPLEMENTARY NOTES 19. KEY WORDS (Continue on reverse olds if recovery and identify by block number) Computer security, Process Management, Dis | stributed operating |
| 18. SUPPLEMENTARY NOTES 19. KEY WORDS (Continue on reverse side if necessary and identify by block number Computer security, Process Management, Disseystems, Traffic Controller process schedu | stributed operating |
| 18. SUPPLEMENTARY NOTES 19. KEY WORDS (Continue on reverse olds if recovery and identify by block number) Computer security, Process Management, Dis | stributed operating |
| 19. KEY WORDS (Continue on reverse side if recovery and identify by block number Computer security, Process Management, Dissystems, Traffic Controller process schedu sequencers | stributed operating aling, event counts an |
| 18. SUPPLEMENTARY NOTES 19. KEY WORDS (Continue on reverse side if resessory and identify by block number) Computer security, Process Management, Dissystems, Traffic Controller process schedusequencers 10. ABSTRACT (Continue as reverse side if recessory and identify by block number) This thesis presents an implementation of | stributed operating aling, event counts an process management for |
| 19. SUPPLEMENTARY NOTES 19. KEY WORDS (Continue on reverse side if necessary and identify by block number) Computer security, Process Management, Dissystems, Traffic Controller process schedusequencers 19. ABSTRACT (Continue on reverse side if necessary and identify by block number) This thesis presents an implementation of a security kernel based secure archival st | rocess management for corage system (SASS). |
| 19. KEY WORDS (Continue on reverse side if necessary and identify by block number) Computer security, Process Management, Dissystems, Traffic Controller process schedusequencers 10. ASSTRACT (Continue on reverse side if necessary and identify by block number) This thesis presents an implementation of a security kernel based secure archival stomation is based on a family of | process management for corage system (SASS). |
| Computer security, Process Management, Dissystems, Traffic Controller process schedusequencers 10. ABSTRACT (Continuo an reverse side if necessary and identify by block number) This thesis presents an implementation of a security kernel based secure archival stomation of the implementation is based on a family of multi-microprocessor operating systems designal multi-well internal security and controlled | process management for corage system (SASS). Secure, distributed, signed to provide and associated and associated associa |
| S. KEY WORDS (Continue on reverse side if necessary and identify by block number) Computer security, Process Management, Dissystems, Traffic Controller process schedu sequencers 6. ABSTRACT (Continue in reverse side if necessary and identify by block number) This thesis presents an implementation of a security kernel based secure archival stomation is based on a family of | process management for corage system (SASS). Secure, distributed, signed to provide and sharing of data amount of the corage by one half of the corage by |

DD 1 JAN 73 1473 S/N 0102-014-6601 |

Unclassified
SECURITY CLASSIFICATION OF THIS PAGE (Man Date Security)

25145

CUMPY CLASSIFICATION OF THIS PAGE/When Rose Batered

synchronization, mutual exclusion, and message passing among processes are provided by utilization of eventcount and sequencer primitives. The implementation structure is based upon levels of abstraction and is loop free to permit future expansion to more complex members to the design family. Implementation was completed on the ADVANCED MICRO COMPUTERS Am 96/4116 AmZ8002 16 Bit MonoBoard Computer.

| Accession For | l |
|--------------------|---|
| NTIS GTARI | ١ |
| DTIC TAB | ١ |
| Unannounced | l |
| Justification | 1 |
| | ١ |
| Ву | 1 |
| Distribution/ | 4 |
| Availability Codes | |
| Avnil ind/or | |
| Dist Special | |
| | |
| | |
| | |

Approved for public release; distribution unlimited.

Implementation of Process Management for a Secure Archival Storage System

bу

Anthony R. Strickler
Captain, United States Army
B.S., United States Military Academy, 1973

Submitted in partial fulfillment of the requirements for the degree of

MASTER OF SCIENCE IN COMPUTER SCIENCE

from the

NAVAL POSTGRADUATE SCHOOL March 1981

Approved by:

Chairman, Department of Computer Science

Dean of Information and Policy Sciences

ABSTRACT

This tnesis presents an implementation of process management for a security kernel based secure archival storage system (SASS). The implemention is based on a family secure, distributed, multi-microprocessor operating C T systems designed to provide multilevel internal security and controlled sharing of data among authorized users. Frocess scheduling is effected by one half of a two level Traffic Controller that binds processes to virtualized processors. Inter-process communication mechanisms for synchronization, mutual exclusion, and message passing among processes are by utilization of eventrount and sequencer provided primitives. The implementation structure is tased upon levels of abstraction and is loop free to permit future expansion to more complex members of the design family. Implementation was completed on the ADVANCED MICRO COMPUTERS Am 96/4116 AmZ9002 16 Fit MonoFoard Computer.

TABLE OF CONTENTS

| I. | INT | RODUCTI | NC | • • • • | | • • • | • • • • | | • • • • • | • • • • • | 10 |
|-----|-----|---------|---------|----------|---------------|-------|-------------|-----------|-----------|-----------|-----|
| | Α. | BACKGR | OTIND. | • • • • | | • • • | • • • • | | | | 11 |
| | В. | EAS IC | CONCE | PTS/I | EFIN | ITI | ONS. | • • • • • | | | 13 |
| | | 1. Pr | ocess | • • • • | • • • • | | • • • • | • • • • • | • • • • • | | 13 |
| | | 2. In | forma | tion | Secu | rit | y . | | | | 15 |
| | | 3. Se | ement | ation | l . | | • • • • | | • • • • | | 28 |
| | | 4. Fr | otect: | ion I |)orai | ns. | • • • • | | • • • • • | | 22 |
| | | 5. Ab | strac | tion. | | | • • • • | | | • • • • • | 23 |
| | С. | THESIS | STRU | CTURE | i | | • • • • | | • • • • • | | 24 |
| 11. | SEC | JRE ARC | HIVAL | STOn | AGE | SYS | rem i | DES1G | ٧ | | 26 |
| | Α. | EASIC | SASS (|) प्रदाय | IEW. | | • • • • | | | | 26 |
| | E. | SUPERV | ISOR. | | | • • • | | | | | 29 |
| | | 1. Fi | le Mai | nagei | Pro | nes | s | | | | 31 |
| | | 2. In | pu t/Oi | ıtput | Pro | ces | 5 | | | | 32 |
| | с. | GATE K | EEPER | | | | • • • • | | | | 33 |
| | D. | DISTRI | EUTED | KERN | EL. | | • • • • | | | | 55 |
| | | 1. Se | ement | Mana | ger. | • • • | • • • • | | | | 36 |
| | | 2. Zv | ent Ma | anage | r | | • • • • • | | | | ও ন |
| | | 3. No | n-Dise | reti | nnar | y Se | ecu ri | Lt√ M | odule | · • • • • | 39 |
| | | 4. Tr | affic | Cont | roli | er. | | | | | وی |
| | | 5. In | ner T | rāffi | .c Ca | ntro | ollei | ` | | | 43 |
| | | ő. Di | stribi | ited | м ет.с | rv 1 | Mana≨ | er | | | 47 |

| | E. | NON- | -DIS | TRIL | UTED | KEE | NEI. | •••• | • • • | | • • • • | • • • • | • • • • | .45 |
|------|------|-------|-------------|-----------|---------|-----------|---------|-----------|-------|------|---------|---------|---------|-------|
| | | 1. | Mem | ory | Mana | ger | Proc | ess. | • • • | | | • • • • | • • • • | .4= |
| | Ŧ. | SYST | EM | PARL | WAPE | | • • • • | | | | | • • • | | .5k |
| | G. | SUMM | 'ARY | | | | • • • • | · • • • • | | | | | | , 5 5 |
| III. | IMPI | .PMEN | TAT | ION | ISSU | ES | • • • • | • • • • | | | | | | .56 |
| | Α. | DATA | ZAEL | E IN | ITIA | LIZA | NCIT. | | | | | | | .56 |
| | | 1. | Inn | er I | raff | ic C | ontr | olle | r I | niti | aliz | atio | n | .5" |
| | | 2. | m ra | ffic | Con | trol | ier | Init | ial | izat | ion. | | | .62 |
| | | 3. | Add | itio | nal | Init | iali | zati | on | Requ | irem | en ts | | .63 |
| | э. | PREE | EMPT | INT | LPRU | PTS. | • • • • | · • • • • | | | | | | .64 |
| | | 1. | Phy | sica | 1 Fr | eemp | ot Ha | ndle | r | | | | | . 54 |
| | | 2. | Vir | tuāl | Pre | empt | Han | aler | ٠ | | | | | .66 |
| | С. | IDLE | e pr | O C ES | SES. | | • • • • | | | | • • • • | • • • • | | .71 |
| | r. | ADDI | CITI | NAL | KEEN | EL R | LFIN | IEMEN | ITS. | | | | | .73 |
| | Ξ. | SUM | 1APY | | • • • • | | • • • • | | | | | | | .74 |
| IV. | PECC | CESS | MAN | AGEM | ENT | IMPI | em en | ITATI | CN. | | | | | .75 |
| | | | | | ER M | | | | | | | | | |
| | | 1. | | | Pro | | | | | | | | | |
| | | 2. | - | - | | | | | | | | | | |
| | | 3. | | | • • • • | | | | | | | | | |
| | | | | | | | | | | | | | | |
| | | 5. | | | | | | | | | | | | |
| | F. | | | | TROL | | | | | | | | | |
| | 4. • | 1. | | | CRK. | | | | | | | | | |
| | | | _ | | T | | | | | | | | | |
| | | | _ | | NCF. | | | | | | | | | |
| | | • • | | 11 11 7 7 | | | | | | | | | | • • • |

| | | 4. Virtual_Preempt_Handler91 |
|--------|-------|---|
| | | 5. Remaining Procedures91 |
| | С. | DISTRIBUTED MEMORY MANAGER MODULE |
| | | 1. MM_Read_Eventcount |
| | | 2. MM_Advance |
| | | 3. MM_Ticket94 |
| | | 4. MM_Allocate94 |
| | D. | GATE KEEPER MODULES |
| | | 1. User_Gate Module |
| | | 2. Kernel_Gate_Keeper Module |
| | Ξ. | SUMMARY121 |
| ٧. | CON | CIUSION |
| | A . | FOLLOW ON WORK163 |
| AFPEN | TICH | AEVENT MANAGER LISTINGS |
| APPE | NDIX | BTRAFFIC CONTROLLER LISTINGS |
| APPE | VDIX | CDISTRIBUTED MEMORY MANAGER HISTINGS146 |
| APPE: | VDIX | PGATE KEEPER LISTINGS |
| APPE | NEIX | EECOTSTRAP IOADER [ISTINGS |
| APPE | NDIX | FLIBRARY FUNCTION LISTINGS |
| APPE | NDIX | GINNER TRAFFIC CONTROLLER LISTINGS195 |
| LIST | OF : | REFERENCES224 |
| TNITMI | TAT ' | TIOMBITHMIAN TIOM SOC |

LIST OF FIGURES

| 1. | SASS System |
|-----|--------------------------------------|
| 2. | System Overview (Dual Host) |
| 3. | Known Segment Table (KST) |
| 4. | Active Process Table (APT)41 |
| 5. | Virtual Processor Table (VPT)45 |
| 6. | Extended Instruction Set |
| 7. | xernel Datapases |
| ₿. | Memory Management Unit (MMU) Image54 |
| 9. | Initial Process Stack |
| 10. | Implementation Module Structure |
| 11. | Advance Algorithm |
| 12. | Program Status Area |

では、「一般である」となっている。 では、「一般では、「一般では、「一般では、「一般では、「一般では、」では、「一般では、「一般では、」では、「一般では、「一般では、「一般では、」では、「一般では、 では、「一般では、「一般では、」」では、「一般では、」では、「一般では、」」では、「一般では、」」では、「一般では、」」では、「一般では、」」では、「一般では、」」では、「一般では、」」では、「一般では、」」では、「一般では、」」では、「一般では、」」では、「一般では、」では、「一般では、」」では、「一般では、」」では、「一般では、」では、「一般では、「一般では、」では、「一般では、」」では、「一般では、」」では、「一般では、」」では、「一般では、」」では、「一般では、」」では、「一般では、」」では、「一般では、」」では、「一般では、」」では、「一般では、」」では、「一般で

ACKNOWLEDGEMENT

This research is sponsored in part by the Office of Naval Pesearch Project Number NR 337-025, monitored by Mr. Joel Trimble.

I am indebted to a number of people for the valuable support that I have received in this thesis effort. Yy thesis advisor, Lt. Col. Roger Schell, provided a wealth of knowledge and many nours of patient counseling. This thesis could not have been written without his enthusiastic guidance.

Thanks are also extended to my reader, Professor Tyle Cox, for his assistance and concern. Tim Wells sacrificet precious time in the final days of his thesis work to introduce me to the Zilog Developmental System providing the programming environment for this implementation. Gary Paker, Bob McDonnell, and Mike Williams provided eccellent technical assistance, especially in helping me with the many nardware problems that I encountered in working with a new and unfamiliar system.

Finally, special thanks and appreciation so to my wife, Frenda, and my children. Christopher and Mark for their undying love, patience, and understanding. They always support me whatever the endeavor.

I. INTRODUCTION

This thesis addresses the implementation of process management functions for the Secure Archival Storage System or SASS. This system is designed to provide multilevel secure access to information stored for a network of possibly dissimilar nost computer systems and the controlled sharing of data amongst authorized users of the SASS. Effective process management is essential to insure efficient use and control of the system.

Among the major accomplishments of the work reported here are the inclusion of provisions for efficient process and management. These functions are provided creation through the establishment of a system Traffic Controller and the creation of a virtual interrupt structure. An effective mechanism for inter-process communication and synchronization is realized through an Event Manager that makes use of uniquely identified segments supported -y eventcount and sequencer primitives. A nardware controlled two domain operational environment is created with the necessary interfacing between domains provided by a software "gate" mechanism. Additional support is provided through considerable work in the area of database initialization and a technique for limited dynamic memory allocation.

This implementation was completed on the commercial AMC Am96/4116 MonoBoard Computer with a standard Multibus interface.

A. BACKGROUND

The second second

The brief history of digital computers has been characterized by rapid advances in nardware technology and a continual increase in the number and variety of its applications. The advent of the microprocessor has enabled virtually every level of our society to make use of computer resources. Today's "desk top" microcomputers, costing less than a thousand dollars, have more computing power than the "giant" computers of the early 1950's that cost hundreds of times that arount.

These rapid advances in computer hardware technology have reversed the economics of the computer design While hardware costs have decreased, environment. relative costs of the software required to effectively utilize this hardware has steadily increased until it now dominates the overall cost of a computer system. economic reversal requires that developed software be logical, easy to read, relatively maintenance free, and easy to debug. Unfortunately, microcomputer operating systems and applications software tend to be highly specialized, thus failing to reasonably exploit the potential of the microprocessor.

As the usage or computers has expanded, expecially in the area of sensitive information handling, the need for information security has received greater recognition. While ad-hoc attempts have been made to provide internal computer security on larger systems, the problem of information security on microprocessors has been largely ignored to date.

In an attempt to address the above problems, O'Connell and Richardson [1] outlined a high level design for a microprocessor based secure operating system. The goal of this design was to provide information security, distributed processing, multiple protection domains, configuration independence, multiprocessing, and multiprogramming. Since all computer applications do not require such a broad and general operating system, the design provided for a family of operating systems. This allows a member of the family to incorporate only the subset of family functions needed for its specific application, while providing for future expansion. The SASS is a member of this operating system family:

A brief nistory of prior work done on the SASS is now provided. Parks [2] provided the design for the SASS Supervisor. The actual implementation of the Supervisor design has not been addressed to date. The initial design of the SASS Security Kernel was completed by Coleman [3]. The works of O'Connell and Richardson [1], Parks [2], and

A STATE OF THE STA

[3] are available as a single publication from NTIS and DDC in a report prepared by Schell and Cox [21]. Further refinements of the Kernel design and partial implementation has been accomplished in three additional thesis efforts. Moore and Gary [4] provided the detailed design and partial implementation of the Memory Manager module. Design refinements for the Inner Traffic Controller and Traffic Controller modules as well as implementation of the Inner Traffic Controller was provided by Reitz Wells [6] provided implementation of the Segment Manager and Non-Discretionary Security modules as well as partial implementation of distributed Memory Manager functions. These design and implementation efforts provided the basis for the work described here.

B. EASIC CONCEPTS/DEFINITIONS

This section provides an overview of several concepts essential to the SASS design. Readers familiar with SASS or with secure operating system principles may wish to skip to the next section.

1. Process

The notion of a process has been viewed in many ways in computer science literature. Organics [7] defines a process as a set of related procedures and data undergoing execution and manipulation, respectively, by one of possibly several processors of a computer. Madnick and Donovan [8]

view a process as the locus of points of a processor executing a collection of programs. Reed [9] describes a process as the sequence of actions taken by some processor. In other words, it is the past, present, and future "history" of the states of the processor. In the SASS design, a process is viewed as a logical entity entirely characterized by an address space and an execution point. A process' address space consists of the set of all memory locations accessible by the process during its execution. This may be viewed as a set of procedures and data related to the process. The execution point is defined by the state of the processor at any given instant of process execution.

As a logical entity, a process may have logical attributes associated with it, such as a security access class, a unique identifier, and an execution state. This notion of logical attributes should not be confused with the more typical notion of physical attributes, such as location in memory, page size, etc. In SASS, a process is given a security access class, at the time of its creation, to specify what authorization it possesses in terms of information access (to be discussed in the next section). It is also given a unique identifier that provides for its identification by the system and is utilized for interaction amone processes. A process may exist in one of three execution states: 1) running, 2) ready, and 3) blocked. In order to execute, a process must be mapped onto (bound to) a

The same

physical processor in the system. Such a process is said to be in the "running" state. A process that is not mapped onto a physical processor, but is otherwise ready to execute, is in the "ready" state. A process in the "blocked" state is waiting for some event to occur in the system and cannot continue execution until the event occurs. At that time, the process is placed into the ready state.

2. Information Security

A STATE OF THE PARTY OF

Ž,

There is an ever increasing demand for computer systems that can provide controlled access to the data it stores. In this thesis, "information security" is defined as the process of controlling access to information based upon proper authorization. The critical need for information security should be clear. Banks and other enterprises risk the theft or loss of funds. Insurance and credit companies are bound by law to protect the private or otherwise personal information they maintain on their customers. Universities and scientific institutions must prevent the unauthorized use of their often over-burdened systems. The Department of Defense and other government agencies must face the very real possibility that classified information is being compromised or that weapon systems are being tampered with. In fact, security related problems be found at virtually every level of computer usage.

In the past, attempts have been made to identify the security weakness of computer systems by trial and error and

then fix them. However, Schell [10] has shown that security cannot be "added on" to an existing system with any degree of confidence that the resulting security system is impregnable. Security must be explicitly designed into a system from first principles. The key to achieving provable information security is realized in the concept of the "security kernel." Schell [11] provides a detailed discussion of the use of this concept in the methodical design of system security.

security of computer systems processing sensitive information can be achieved by two means: external security controls and internal security controls. In the first case, security is achieved by encapsulating the computer and all its trusted users within a single security perimeter established by physical means (e.g., armed guards, fences, etc.) This means of security is often undesirable due to its added cost of implementation, the innerent risk error-prone manual procedures, and the problem trustworthy but error-prone users. Also, since all security controls are external to the computer system, the computer is incapable of securely handling data at differing security levels or users with differing degrees of authorization. This restriction greatly limits the utility of modern computers. Internal security controls rely upon the computer system to internally distinguish between multiple levels of information classification and user authorization. This is

clearly a more desirable and flexible approach to information security. This does not mean, nowever, that external security is not needed. The optimal approach would be to utilize internal security controls to maintain information security and external security controls to provide physical protection of our system against sabotage, theft, or destruction. The primary concern of this thesis is information security and will therefore center its discussion on the achievement of information security through implementation of the security kernel concept.

One might argue that a "totally secure" computer system is one that allows no access to its classified or otherwise sensitive information. Such a system would not be of much value to its users. Therefore, when we say that a system provides information security, it is only secure with respect to some specific external security established by laws, directives, or regulations. There are two distinct aspects of security policy: non-discretionary and discretionary. Each user (subject) of the system is given a label denoting what classification or level of access the user is authorized. Likewise, all information or segments (objects) within the system are labelled with their classification level sensitivity. Or of The non-discretionary security mechanism is responsible for comparing the authorization of a subject with the classification of an object and determining what access, if

A STATE OF THE PARTY.

any, should be granted. The DOD security classification system provides an example of the non-discretionary security and 15 the policy implemented in SASS. discretionary security policy is a refinement of non-discretionary policy. As sucn, it adds a nigher degree of restriction by allowing a subject to specify or restrict who may have access to his files. It must be emphasized that discretionary policy the is contained within non-discretionary policy and in no way undermines substitutes for it. This prevents a subject from granting access that would violate the non-discretionary policy. example of discretionary security is provided by the DOD "need to know" policy. In SASS, the discretionary policy implemented within the supervisor [2] by means of an Access Control List (ACL). There is an ACL maintained for every file in the system, which provides a list of all users authorized access to that file. Every attempt by a user to access a file is first checked against the ACL and then checked against the non-discretionary security policy. "least" or "most restrictive" access found in these checks is then granted to the user.

The relationship between the labels associated with the subject's access class (sac) and the object's access class (oac) is defined by a lattice model of secure information flow [12] as follows (";" denotes "no relationship"):

- 1. sac = oac, read and write access permitted
- 2. sac > oac, read access permitted
- 3. sac < oac, write access permitted
- 4. sac | oac, no access permitted

In order to understand how these access levels are determined, it is necessary to gain an awareness of and consideration for several basic security properties.

The "Simple Security Property" deals with "read" access. It states that a subject may have read access only to those object's whose classification is less than or equal to the classification of the subject. This prevents a subject from reading any object possessing a classification nigher than his own.

"Confinement Property" (also The known "*-property") governs "write" access. It states that a user may be granted write access only to those objects whose classification is greater than or equal classification of the subject. This prevents a user from information of a higher classification (e.g., Secret) into a file of a lower classification (e.g., Unclassified). It is noted that while this property allows a user to write into a file possessing a classification higher than his own, it does not allow him access to any of the data in that file. The SASS design does not allow a user to "write up" to higher classified files. Therefore, in SASS, "sac < oac" denotes "no access permitted."

The "Compatibility Property" deals with the creation of objects in a hierarchical structure. In SASS, objects (segments) are hierarchically organized in a tree structure. This structure consists of nodes with a root node from which the tree eminates. The Compatibility Property states that the classification of objects must be non-decreasing as we move down the hierarchical structure. This prevents a parent node from creating a child node of a lower classification.

Several prerequisites must be met in order to insure that the security kernel design provides a secure environment. Firstly, every attempt to access data must invoke the Kernel. In addition, the Kernel must be isolated and tamperproof. Finally, the Kernel design must be verifiable. This implies that the mathematical model, upon which the Kernel is based, must be proved secure and that the Kernel is shown is to correctly implement this model.

3. Segmentation

Segmentation is a key element of a security Kernel based system. A segment can be defined as a logical grouping of information, such as a procedure, file or data area [8]. Therefore, we can redefine a process' address space as the collection of all segments addressable by that process. Segmentation is the technique applied to effect management of those segments within an address space. In a segmented environment, all references within an address space require two components: 1) a segment specifier (number) and 2) the location (offset) within the segment.

A segment may have several logical and physical attributes associated with it. The logical attributes may include the segment's classification, size, or permissable access (read, write, or execute). These logical attributes allow a segment to nicely fit the definition of an object within the security kernel concept, and thus provide a means for the enforcement of information security. A segment's physical attributes include the current location of the segment, whether or not the segment resides in main memory or secondary storage, and where the segment's attributes are maintained by a segment descriptor. The segment descriptors for each segment in a process' address space are contained within a Descriptor Segment (viz., the MMU Image in SASS) to facilitate the memory management of that address space.

Segmentation supports information sharing by allowing a single segment to exist in the address spaces of multiple processes. This allows us to forego the maintenance of multiple copies of the same segment and eliminates the possibility of conflicting data. Controlled access to a segment is also enforced, since each process can have different attributes (read/write) specified in its segment descriptor. In the implementation of SASS, any segment which is shared, but has "read only" access by every process sharing it, is placed in the processor local memory supporting each of these processes rather than in the global memory. This implies the maintenance of multiple copies or

some shared segments. It is noted that the problem of "conflicting data" is avoided since this only applies to read only segments. This apparent waste of memory and nonuse of existing sharing facilities is justified by a design decision to provide maximum reduction of bus contention among processors accessing global memory. This reduction in bus contention is considered to be of more importance than the saving of memory space provided by single copy sharing of read only segments. This decision is also well supported by the occurrence of decreasing memory costs, which we have experienced in terms of high speed bus costs.

4. Protection Domains

The requirement for isolating the Kernel from the remainder of the system is achieved by dividing the address space of each process into a set of hierarchical domains or protection rings [13]. O'Connell and Richardson [1] defined three domains in the family of secure operating systems: the user, the supervisor, and the kernel. Only two domains are actually necessary in the SASS design since it does not provide extended user applications. The Kernel resides in the inner or most privileged domain and has access to all segments in an address space. System wide data bases are also maintained within the Kernel domain to insure their accessibility is only through the Kernel. The Supervisor exists in the outer or least privileged domain where its access to data or segments within an address space is restricted.

While protection domains may be created through either hardware or software mechanisms. a hardware implementation provides much greater efficiency. Current technology microprocessor only provides for the implementation of two domains. This two domain restriction does not support O'Connell and Richardson's complete ramily design. but it 15 sufficient to allow hardware implementation of the ring structure required by the SASS subset.

5. Abstraction

Dijkstra [14] has shown that the notion of abstraction can be used to reduce the complexity of a problem by applying a general solution to a number of specific cases. A structure of increasing levels of abstraction provides a powerful tool for the design of complex systems and generally leads to a better design with greater clarity and fewer errors.

Each level of abstraction creates a virtual nierarchical machine [8] which provides a set of "extended instructions" to the system. A virtual machine cannot make calls to another virtual machine at a higher level of abstraction and in fact is unaware of its existence. This implies that a level of abstraction is independent of any nigher levels. This independence provides for a loop-free design. Additionally, a higher level may only make use of the resources of a lower level by applying the extended instruction set of the lower level virtual machine.

Therefore, once a level of abstraction is created, any nigner level is only interested in the extended instruction set it provides and is not concerned with the details of its implementation. In SASS, once a level of abstraction is created for the physical resources of the system, these resources become "virtualized" making the higher levels of the design independent of the physical configuration of the system.

C. THESIS STRUCTURE

A Section of the section of

This thesis describes the implementation of the process management functions for the SASS. The design base for this implementation evolved from the secure family of operating systems designed by O'Connell and Richardson [1]. The programming language utilized in this implementation was PLZ/ASM assembly code [20].

Chapter I provided an introduction to the Secure Archival Storage System and a discussion of the basic concepts which underlie a secure operating system environment.

Chapter II will provide a discussion of the SASS design.

An overview of the entire SASS system is presented along with more detailed description of the modules comprising SASS and their associated databases.

Chapter III discusses the issues bearing on this implementation and the refinements made to previous SASS related work. A discussion concerning the initialization of

the databases utilized by the current SASS demonstration is also presented.

Chapter IV presents the implementation of process management (viz., the Traffic Controller, Event Manager, Distributed Memory Manager, and Gate Keeper stub modules). A description of design and implementation criteria, and decisions made during implementation are also discussed in this chapter.

Chapter V provides the conclusions reached, the status of the research, and recommendations relative to the continuation and extension of this work.

The appendices include the PLZ/ASM code for the modules implemented and refined. The complete program listings for the Secure Archival Storage System may be obtained from a report prepared by Schell and Cox [22].

II. SECURE ARCHIVAL STORAGE SYSTEM DESIGN

This chapter provides an overview of the SASS in its current design state. The intent of this summary is threefold. First, it is intended to provide an overall understanding of the SASS itself. Secondly, it will provide an interrelationship between the work done in this thesis and previous work performed on SASS. Lastly, it provides a current base upon which further SASS development can occur.

A. BASIC SASS OVERVIEW

The purpose of the Secure Archival Storage System is to provide a secure "data warehouse" or information pool which can be accessed and shared by a variable set of host computer systems possessing differing security classifications. The primary goals of the SASS design are to provide information security and controlled sharing of data among system users.

Figure 1 provides an example of a possible SASS usage. The system is used exclusively for managing an archival storage system and does not provide any programming services to its users. Thus the users of the SASS may only create. store, retrieve, or modify files within the SASS. The host computers are hardwired to the system via the I/O ports of the Z8001 with each connection having a fixed security

| Host1 T o p S e c r e t | Host2 S C e o r f e i t d e n t i a | Host3 Clool n f i d e n t i | Host4 U n c 1 a s 1 f 1 |
|-------------------------|--|------------------------------|--------------------------|
| SASS | Superv | 1 | d |
| | Main Memory | Second | ary ge |

Figure 1. SASS System

classification. Each host must have a separate connection for each security level it wishes to work on (It is important to note that Figure 1 only represents the logical interfacing of the system. Specifically, the actual connection with the nost system must be interfaced with the Kernel as the I/O instructions for the port are privileged). In our example, Host #1 can create and modify only Top Secret files, but it can read files which are Top Secret, Secret. Confidential, or Unclassified. Likewise, Host #2 can create or modify secret files, using its secret connection or confidential files, using its confidential connection. Host #2 cannot create or modify Top Secret or Unclassified files.

In order to provide information security and controlled sharing of files, the SASS operates in two domains: (1) the Supervisor domain and (2) the Kernel domain. The SASS achieves this desired environment through a distributed operating, system design which consists of two primary modules: the Supervisor and the Security Kernel. Each nost system connected to the SASS has associated with it two processes within the SASS which perform the data transfer and file management on behalf of that host. The host computer communicates directly with its own I/O process and file Manager process within the SASS.

We can use our notion of abstraction to present a system overview of the SASS. The SASS consists of four primary

levels of abstraction:

Level 3-The Host Computer Systems

Level 2-The Supervisor

Level 1-The Security Kernel

Level 0-The SASS Hardware

A pictorial representation of this abstract system overview is presented in Figure 2. This representation is limited to a dual nost system for clarity and space restrictions. Note that the Gate Keeper module is in actuality the logical boundary between levels one and two and as such will be described separately.

Level 3, the nost computer systems, of SASS has already been addressed. It should be noted that the SASS design makes no assumptions about the host computer systems. Therefore each host may be of a different type or size (i.e.—micro, mini, or maxi-computer system). Furthermore, the necessary physical security of the host systems and their respective data links with the SASS is assumed.

B. SUPERVISOR

Level 2 of the SASS system is composed of the Supervisor domain. As already stated, the SASS consists of two domains. The actual implementation of these domains was preatly simplified since the 78001 microprocessor provides two modes of execution. The system mode, with which the Kernel was implemented, provides access to all machine instructions and




Figure 2. System Overview (Dual Host)

all segments within the system. The normal mode, with which the Supervisor was implemented, only provides access to a limited subset of machine instructions and segments within the system. Therefore, the Supervisor operates in an outer or less privileged domain than the Kernel.

The purpose of the Supervisor is to manage the data link between the host computer systems and the SASS by means of Input/Output control, and to create and manage the file hierarchy of each host within the SASS. These functions are accomplished via an Input/Output (I/O) process and a File Manager (FM) process within the Supervisor. A separate FM and I/O process are created and dedicated to each nost at the time of system initialization.

1. File Manager Process

A delivery in the American

The FM process directs the interaction between the host computer systems and the SASS. It interprets all commands received from the Host computer and performs the necessary action upon them through appropriate calls to the Kernel. The primary functions of the FM process are the management of the Host's virtual file system and the enforcement of the discretionary security policy.

The virtual file system of the Host is viewed as a nierarchy of files which are implemented in a tree structure. The five basic actions which may be initiated upon a file at this level are: 1) to create a file, 2) to delete a file, 3) to read a file, 4) to store a file, and 5)

to modify a file. The FM process utilizes a FM Known Segment Table (FM_KST) as the primary database to aid in this management.

The FM process maintains an Access Control List (ACL) through which it enforces the discretionary security in SASS. The FM process initializes an ACL for every file in its Host's file system. The ACL is merely a list of all users that are authorized to access that file. Tne ACL checked upon every attempt to access a file to determine its authorization. The user (nost computer) directs the FM process as to what entries or deletions should be made in the ACL, and as such, specifies who he wishes to have access to his file. As noted earlier, discretionary security is a refinement to the Non-Discretionary Security Policy and therefore can only be utilized to add further access restrictions to those provided by the Non-Discretionary Security. This prevents a user from granting access to a file to someone who otherwise would not be authorized access.

2. Input/Output Process

a de les l'Estades

The I/O process is responsible for managing the input and output of all data between the nost computer systems and the SASS. The I/O process is subservient to the FM process and receives all of its commands from it. Data is transferred between the SASS and Host Computer systems in fixed size "packets". These packets are broken up into three

basic types: 1) a synchronization packet, 2) a command packet, and 3) a data packet. In order to insure reliable transmission and receipt of packets between the Host computer and the SASS, there must exist a protocol between them. Parks [2] provides a more detailed description of these packets, and a possible multi-packet protocol.

C. GATE KEEPER

The primary objective of the gate keeper is to isolate the Kernel and make it tamperproof. This goal is accomplished by reason of a software ring crossing mechanism provided by the gate keeper. In terms of SASS, this notion of "ring-crossing" is merely the transition from the Supervisor domain to the Kernel domain. As noted earlier, the gate keeper establishes the logical boundary between the Supervisor and the Kernel, and as a matter of course, it provides a single software entry point (enforced by hardware) into the Kernel. Therefore, any call to the Kernel must first pass through the gate keeper.

The gate keeper acts as a trap handler. Once it is invoked by a user (Supervisor) process, the hardware preempt interrupts are masked, and the user process' registers and stack pointer are saved (within the kernel domain). It then takes the argument list provided by the caller and validates these passed parameters to insure their correctness. To aid in the validation of these parameters, the gate keeper

utilizes the Parameter Table as a database. The Parameter table contains all of the permitted functions provided by the Kernel. These relate directly to the extended instruction set (viz., Supervisor calls) provided by the Kernel (these extended instructions will be described in the next section). If an invalid call is encountered by the gate keeper, an error code is returned, and the Kernel is not invoked. If a valid call is encountered by the gate keeper, the arguments and control are passed to the appropriate Kernel module.

Once the Kernel has completed its action on the user request, it passes the necessary parameters and control back to the gate keeper. At this point, the gate keeper determines if any software virtual preempt interrupts have occurred. If they have, then the virtual preempt handler is invoked vice the Kernel being exited (virtual interrupt structure is discussed in chapter III). Correspondingly, if a software virtual preempt has not occurred, then the return arguments are passed to the user process. The user process' registers and stack pointer (viz., its execution point) are restored and control returned to the Supervisor domain. A detailed description of the Gate Keeper interface and implementation is provided in chapter IV.

D. DISTRIBUTED KERNEL

Level 1 of our abstract view of SASS consists of two components: the distributed Kernel and the non-distributed Kernel. These two elements comprise the Security Kernel of the SASS. The Security Kernel has two primary objectives: 1) the management of the system's nardware resources, and the enforcement of the non-discretionary security policy. It the most privileged domain (viz., the system 28001) and has access to all machine mode of the The following section will provide a brief instructions. description of the distributed Kernel, its components, the extended instruction set it provides. A discussion of the non-distributed Kernel will be given in the next section.

The distributed Kernel consists of those Kernel modules whose segments are contained (distributed) in the address space of every user (Supervisor) process. Thus, in effect, the distributed Kernel is shared by all user processes in the SASS. The distributed Kernel is composed of the Segment Manager, the Event Manager, the Non-Discretionary Security Module, the Traffic Controller, the Inner Traffic Controller, and the Distributed Memory Manager Module. The Segment Manager and the Event Manager are the only "user visible" modules in the distributed Kernel. In other words, the set of extended instructions available to user processes invoke either the Segment Manager or the Event Manager.

1. Segment Manager

さい あんしなる というかん

The objective of the Segment Manager is the management of a process' segmented virtual storage. The Segment Manager is invoked by calls from the Supervisor domain via the gate keeper. Calls to the Segment Manager are made by means of six extended instructions provided by the segment manager. These extended instructions (viz., entry points) are: 1) CREATE_SEGMENT, 2) DELETE_SEGMENT, 3) MAKE_KNOWN, 4) TERMINATE, 5) SM_SWAP_IN, and 6) SM_SWAP_OUT. The extended instructions CREATE_SEGMENT and DELETE_SEGMENT add and remove segments from the SASS. MAKE_KNOWN and TERMINATE add and remove segments from the address space of a process. Finally, SM_SWAP_IN and SM_SWAP_OUT move segments from secondary storage to main storage and vice versa.

The primary database utilized by the Segment Manager is the Known Segment Table (KST). A representation of the structure of the KST is provided in rigure 3. The KST is a process local database that contains an entry for every segment in the address space of that process. The KST is indexed by segment number with each record of the KST containing descriptive information for a particular segment. The KST provides a mapping mechanism by which the segment number of a particular segment can be converted into a unique nandle for use by the Memory Manager. The Memory Manager will be discussed in the next section.

| | Segment # | | l | l | l | l | l |
|---|-----------|-------|---------------|------------|-------|------------------|-----------------|
| | MM Handle | Size | Acess Mode | In Core | Class | Mentor Seg No | Entry Number |
| | ********* | | | | | | |
| Ÿ | | | | | | | |
| | ~~~~~ | | | | | | |
| | | | | | | | |
| | | ***** | ~~~,~, | | | | |
| | | | | | | | |

Figure 3. Known Segment Table (KST)

2. Event Manager

The purpose of the Event Manager is the management data which is associated with interprocess communications within the SASS. This event implemented by means of eventcounts (a synchronization primitive discussed by Reed [15]). The Event Manager invoked, via the Gate Keeper, by user processes residing in the Supervisor domain. There are two eventcounts associated with every segment existing in the Supervisor domain. These eventcounts (viz., Instance 1 and Instance 2) are maintained in a database residing in the Memory Manager. The Event provides its management functions through its Manager extended instruction set READ, TICKET, ADVANCE, and AWAIT, and in conjunction with the extended instructions TC_ADVANCE and TC AWAIT provided by the Traffic Controller (to be discussed next). These extended instructions are based on the mechanism of eventcounts and sequencers [15]. The Event Manager verifies the access permission of every interprocess communication request through the Non-Discretionary Security Module. The extended instruction READ provides the current value of the eventcount requested by the caller. TICKET provides a complete time ordering of possibly concurrent events through the mechanism of sequencers. The Event Manager will be discussed in more detail in chapter IV.

3. Non-Discretionary Security Module

The purpose of the Non-Discretionary Security Module (NDS) is the enforcement of the non-discretionary security

policy of the SASS. While the current implementation of SASS represents the Department of Defense security policy, any security policy which may be represented through a lattice structure [12] may also be implemented. The NDS is invoked via its extended instruction set: CLASS_EQ and CLASS_GE. The NDS is passed two classifications which it compares and then analyzes their relationship. CLASS_EQ will return value the calling procedure only if the classifications passed were equal. The CLASS_GE instruction will return true if a given classification is analyzed to be either greater than Or equal to another given classification. The NDS does not utilize a data base as it works only with the parameters it is passed.

4. Traffic Controller

The task of processor scheduling is performed by the traffic controller. Saltzer [16] defines traffic controller as the processor multiplexing and control communication section of an operating system. The current SASS design utilizes Reed's [9] notion of a two level traffic controller, consisting of: 1) a Traffic Controller (TC) and 2) an Inner Traffic Controller (ITC).

The primary function of the Traffic Controller is the scheduling (binding) or user processes onto virtual processors. A virtual processor (VP) is an abstract data structure that simulates a physical processor through the preservation of an executing process' attributes (viz., the

execution point and address space). Multiple VP's may exist for every physical processor in the system. Two VP's are permanently bound to Kernel processes (viz., Memory Manager and Idle) and as such are not in contention for process scheduling. These processes and their corresponding virtual processors are invisible to the TC. The remaining virtual processors are either idle or are temporarily bound to user processes as scheduled by the TC. The database utilized by the TC in process scheduling is the Active Process Table (APT). Figure 4 provides the structure of the APT.

The APT is a system-wide Kernel database containing an entry for every user process in the system. Since the current SASS design does not provide for dynamic process creation/deletion, a user process is active for the life of the system. Therefore, the size of the APT is fixed at the time of system generation. The APT is logically composed of three parts: 1) an APT header, 2) the main body of the APT, and 3) a VP table. The APT header includes: 1) a Lock to provide for a mutual exclusion mechanism, 2) a Running List indexed by VP ID to identify the current process running on each VP, 3) a Ready List, which points to the linked list of processes which are ready for scheduling, and 4) a Blocked List, which points to the linked list of processes which are in the blocked state awaiting the occurrence of some event.

A design decision was made to incorporate a single list of blocked processes instead of the more traditional

| Lock | | | i |
|------------------|-------------|-------------|---------------|
| Running List | APT Entry # | i | ; ! ! |
| VP ID | | ř | |
| Ready List Head | APT Entry # | ! ! | APT HEADER |
| LOR_CPU_NO | | ! ! ! | |
| Blocked List Hea | ad | | , |

| İ | | | | i | i f 1 | i | Awai ted | EA6 |
|---|---------------|-------|----------|-------|-------------|-------|----------|------------|
| | DBR Handle | | Priority | State | | | Instan | ce Cour |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | · |
| | Log_C1 | PU_No |) | > | | | ı | |
| | NR_OF | VP'S | | - i | - i | - | TC | |
| | FIRST | VP . | | - | - | - | TABL | r |

Figure 4. Active Process Table (APT)

notion of separate lists per eventcount because of its simplicity and its ease of implementation. This decision does not appreciably affect system performance or efficiency as the "blocked" list will never be very long. The VP table is indexed by logical CPU number and specifies the number of VP's associated with the logical CPU and its first VP in the Running List. The logical CPU number, obtained during system initialization, provides a simple means οf identifying each physical CPU in the system. The main body of the APT contains the user process data required for efficient control and scheduling. NEXT AP provides linked list threading mechanism for process entries. The DBR entry is a handle identifying the process' Descriptor Segment which is employed in process switching and memory management. The ACCESS_CLASS entry provides every process with a security label that is utilized by the Event Manager and the Segment Manager in the enforcement Non-Discretionary Security Policy. The PRIORITY and STATE entries are the primary data used by the Traffic Controller effect process scheduling. AFFINITY identifies the logical CPU which is associated with the process. VP ID utilized to identify the virtual processor that is currently bound to the process. Finally, the EVENTCOUNT entries are utilized by the TC to manage processes which are blocked and awaiting the occurrence of some event. HANDLE identifies the segment associated with the event, INSTANCE specifies the

event, and COUNT determines which occurrence of the event is needed.

The Traffic Controller determines the scheduling order by process priority. Every process is assigned a priority at the time of its creation. Once scheduled, a process will run on its VP until it either blocks itself or it is preempted by a higher priority process. To insure that the TC will always have a process available for scheduling, there logically exists an "idle" process for every VP visible to the TC. These "idle" processes exist at the lowest process priority and, consequently, are scheduled only if there exists no useful work to be performed.

The Traffic Controller is invoked by the occurrence of a virtual preempt interrupt or through its extended instruction set: ADVANCE, AWAIT, PROCESS_CLASS, and GET_DBR_NUMBER. ADVANCE and AWAIT are used to implement the IPC mechanism envoked by the Supervisor. PROCESS_CLASS and GET_DBR_NUMBER are called by the Segment Manager to ascertain the security label and DBR handle, respectively, or a named process. A more detailed discussion or the TC is provided in chapters III and IV.

5. Inner Traffic Controller

The Inner Traffic Controller is the second part of our two-level traffic controller. Basically, the ITC performs two functions. It multiplexes virtual processors onto the actual physical processors, and it provides the

Primitives for which inter-VP communication within the Kernel is implemented. A design choice was made to provide each physical processor in the system with a small fixed set of virtual processors. Two of these VP's are permanently bound to the Kernel processes. The Memory Manager is tound to the highest priority VP. Conversely, the Idle Process is bound to the lowest priority VP and, as a result, will only be scheduled if there exists no useful work for the CPU to perform. The primary database utilized by the ITC is the Virtual Processor Table (VPT). Figure 5 illustrates the VPT.

The VPT is a system wide Kernel database containing entries for every CPU in the system. The VPT is logically composed of four parts: 1) a header, 2) a VP data table, 3) a message table, and 4) an external VP list. The header includes a LOCK (spin lock) that provides a mutual exclusion mechanism for table access, a RUNNING LIST (indexed by logical CPU #) that identifies the VP currently running on the corresponding physical CPU, a READY LIST (indexed by logical CPU #) which points to the linked list of VP's which are in the "ready" state and awaiting scheduling on that CPU, and a FREE LIST which points to the linked list of unused entries in the message table. The VP data table contains the descriptive data required by the ITC to effectively manage the virtual processors. The DBR entry points within the MMU Image to the descriptor segment for the process currently running on the VP. PRI (Priority),

| | | | Lock | | | | | | | | |
|----------|-----------|-------|--------|-------|-----|------------|-----------------|---------------|------------|----------|---------------|
| | | ļ | Runni | ng_Li | st | VPT | Entry | # | | | |
| | | | CPU_N | 10 | | | | ! | į | | |
| | | | | Ÿ | | | | | | | |
| | | | Ready | _L151 | | VPT | Entry | # | | | VPT eader |
| | | | CPU_N | 10 | | | | | ļ | | |
| | | | | Ÿ | į | | | | 1 | | |
| | | | Free | List | | | | (| i | | |
| | | į | | | | j ———- | | i | | i | |
| | VP_1 | D | | | • | | | | | • | |
| | NEXT | | | | | | | | | EXT | |
| | READY VP | DBR | STATE | | | | PHYS I PROCE | | | VP ID | MSG LIST |
| | | | | | | | ~~~~ | | | | |
| <u> </u> | | | | | | | | | | | |
| y | | | | | | | | | | | |
| | | ~ | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | - I N | - | - | | - { | EXT_ | VP_I : | D | | > |
| ! | NEXT | MSG | SENI | DER | MSG | -! -! | | <u></u> . | ! | | |
| | | | | | | | Entr | | | | |
| ! | | | | | | | | | | | |
| V | | | | | | | | | | | |
| ! | | | - | - | | - | | Ex | ¦ terna | al | |
| | | | | | | - | |] | VP List | | |
| | | Mes: | sage L | ls t | | | | · | | | |

Figure 5. Virtual Processor Table (VPT)

STATE, IDLE FLAG, and PREEMPT are the primary data used by the ITC for VP scheduling. PREEMPT indicates whether cr not a virtual preempt is pending for the VP. The IDLE_FLAG is set whenever the TC has bound an "idle" process to the VP. Normally, a VP with the IDLE_FLAG set will not be scheduled by the ITC as it has no useful work to perform. In fact, such a VP will only be scheduled if the PREEMPT flag is set. This scheduling will allow the VP to be given (bound) to another process. PHYSICAL PROCESSOR contains an entry from the Processor Data Segment (PRDS) that identifies the physical processor that the VP is executing on. EXT_VP_ID is the identifier by which the VP is known by the Traffic Controller. A design choice was made to have the EXT_VP_ID equate to an offset into the External VP List. The External VP List specifies the actual VP ID (viz., VPT entry number) for each external VP identifier. This precluded necessity for run time calculation of offsets for the EXT_VP_ID. NEXT READY VP provides the threading mechanism for the "Ready" linked list, and MSG LIST points to the first entry in the Message Table containing a message for that VP. The Message Table provides storage for the messages course of Inter-Virtual Processor generated in the communications. MSG contains the actual communication being passed. while SENDER identifies the VP which initiated the communication. NEXT_MSG provides a threading mechanism for multiple messages pending for a single VP.

The ITC 15 invoked by means of its extended instruction set: WAIT, SIGNAL, SWAP VDBR, IDLE, SET PREEMPT, and RUNNING_VP. WAIT and SIGNAL are the primitives employed in implementing the Inter-VP communication. SWAP VDBR. IDIE. SET_PREEMPT, and RUNNING_VP are all invoked by the Traffic Controller. SWAP_VDBR provides the means by which a user process is temporarily bound to a virtual processor. IDLE binds the "Idle" process to a VP (the implication of instruction will be discussed later). SET PREEMPT provides the means of indicating that a virtual preempt interrupt is pending on a VP (specified by the TC) by Setting the PREEMPT flag for that VP in the VPT. RUNNING_VP provides the TC with the external VP ID of the virtual processor currently running on the physical processor.

6. Distributed Memory Manager

The Distributed Memory Manager provides an interface structure between the Segment Manager and the Memory Manager Process. This interfacing is necessitated by the fact that the Memory Manager Process does not reside in Distributed Kernel and consequently is not included in the user process' address space. The primary functions performed tnis module establishment of Inter-VP 1n are tne Communication between the VP bound to its user process and the VP permanently bound to the Memory Manager Process, the manipulation of event data, and the dynamic allocation of available memory. The Distributed Memory Manager Module is

invoked by the Segment Manager through its extended instruction set: MM_CREATE_ENTRY, MM_CELETE_ENTRY, MM_CELETE_ENTRY, MM_CELETE_ENTRY, MM_ACTIVATE, MM_DEACTIVATE, MM_SWAP_IN, and MM_SWAP_OUT. These extended instructions are utilized on a one to one basis by the extended instruction set of the Segment Manager (e.g., SM_SWAP_IN utilizes (calls) MM_SWAP_IN). Wells [6] provides a more detailed description of this portion of the Distributed Memory Manager and the extended instruction set associated with it.

The Distributed Memory Manager is also invoked through its remaining extended instructions: MM_READ_EVENTCOUNT, MM_TICKET, MM_ADVANCE, and MM_ALLOCATE. These Distributed Memory Manager functions will be discussed in detail in chapter IV.

E. NON-DISTRIBUTED KERNEL

The Non-Distributed Kernel is the second element residing in Level 1 of our abstract system view of the SASS. The sole component of the Non-Distributed Kernel is the Memory Manager Process.

1. Memory Manager Process

The primary purpose of the Memory Manager Process is the management of all memory resources within the SASS. These include the local and global main memories, as well as the hard-disk based secondary storage. A dedicated Memory Manager Process exists for every CPU in the system. Each CPU

possesses a local memory where process local segments and snared, non-writeable segments are stored. There is also a global memory, to which every CPU has access, where the snared, writeable segments are stored. It is necessary to store these snared, writeable segments in the global memory to ensure that a current copy exists for every access.

The Memory Manager Process is tasked by other processes within the Kernel domain (via Signal and Wait) to perform memory management functions. These basic functions include the allocation/deallocation of local and global memory and of secondary storage, and the transfer of segments between the local and global memory and between secondary storage and the main memories. The extended instruction set provided by the Memory Manager Process includes: CREATE ENTRY, DELETE ENTRY, ACTIVATE, DEACTIVATE, SWAP_IN, and SWAP_OUT. These instructions correspond one to one with those of the Distributed Memory Manager Module. The system wide data bases utilized by all Memory Manager Processes are the Global Active Segment Table (G AST), the Alias Table, the Disk Bit Map, and the Global Memory Bit Map. The processor local databases used by each Memory Manager Process are the Local Active Segment Table (L AST), and the Local Memory Bit Map. Gary and Moore [4] provide a detailed description of the Memory Manager, its extended instruction set, and its databases.

1

WINDOWS TANKS IN

Kit

A summary of the extended instruction set created by the components of the Security Kernel is provided by Figure might question tne prudence οť PHYS_PREEMPT_HANDLER and VIRT_PREEMPT_HANDLER (viz., nandler routines for physical and virtual interrupts' from the extended instruction set as both of these interrupts may te raised (viz.. initiated) from within the Kernel. A decision was made to not classify these handlers as "extended instructions" since they are only executed as the result of a physical or virtual interrupt and as such cannot be directly invoked (viz., "called") by any module in the system. A summary of the databases utilized by Kernel modules is presented in Figure 7.

F. SYSTEM HARDWARE

Level 0 or the SASS consists of the system hardware. This hardware includes: 1) the CPU, 2) the local memory, 3) the global memory, 4) the secondary storage (viz. hard disk), and 5) the I/O ports connecting the Host computer systems to the SASS. Since the SASS design allows for a multiprocessor environment, there may exist multiple CPU's and local memories. The target machine selected for the initial implementation of the system is the Zilog Z8001 microprocessor [17]. The Z8001 is a general purpose 16-bit, register oriented machine that has sixteen 16-bit general purpose registers. It can directly address 8M bytes of

| | WODULE | INSTRUCTION SET | |
|--|-------------------------------|-----------------|-----------------|
| | Segment Manager | Create_Segment* | Delete_Segment* |
| | | Make_Known* | Terminate* |
| | | SM_Swap_In* | SM_Swap_Out* |
| | Event Manager | Read* | Ticket* |
| | | Advance* | Await* |
| | Non-Discretionary Security | Class_EQ | Class_GM |
| | Traffic Controller | TC_Advance | TC_Await |
| | | Process_Class | |
| | Inner Traffic | Signal | Wait |
| | Controller | Swap_VDBR | Idie |
| | | Set_Preempt | Test_Preempt |
| | | Running_VF | |
| | Distributed | MM_Create_Entry | MM_Delete_Entry |
| | Memory Manager | MM_Activate | MM_Deactivate |
| | | MM_Swap_In | MM_Swap_Out |
| | Non-Distributed | Create_Entry | Delete_Entry |
| | Memory Manager | Activate | Deactivate |
| | | Swap_In | Swap_Out |
| | | | |

* Denotes user visible instructions

Figure 6. Extended Instruction Set

MODULE DATABASE Gate Keeper Parameter Table Segment Manager Known_Segment_Table (KST) Active_Process_Table (APT) Traffic Controller Virtual_Processor_Table (VPT) Inner Traffic Controller Memory_Management_Unit Image (MMU) Global_Active_Segment_Table (G_AST) Memory Manager Local_Active_Segment_Table (L_AST) Disk_Bit_Map Global_Memory_Bit_Map

Local_Memory_Bit_Map

Figure 7. Kernel Databases

memory, extensible to 48M bytes. The Z8001 architecture supports memory segmentation and two-domain operations. The memory segmentation capability is provided externally by the Zilog Z8010 Memory Management Unit (MMU). The Z8010 MMU [18] provides management of the Z8001 addressable memory, dynamic segment relocation, and memory protection. Memory segments are variable in size from 256 bytes to 64% bytes and are identified by a set of 54 Segment Descriptor Registers, which supply the information needed to map logical memory addresses to physical memory addresses. Each of Descriptor Registers contains a 16-bit base address field, an 8-bit limit field, and an 8-bit attribute Unfortunately, the Z8001 hardware was not available for use during system development. Therefore, all work to date completed through utilization οť tne Z8062 been non-segmented version of the Z8000 microprocessor [17]. The actual hardware used in this implementation is the Advanced Micro Computers Am96/4116 MonoBoard Computer [19] Am 28002 sixteen Dit containing the non-segmented microprocessor. This computer provides 32K bytes of on-board RAM, 8k bytes of PROM/ROM space, two RS232 serial I/O ports, 24 parallel I/O lines, and a standard INTEL interface. The general structure of the design has preserved by simulation of the segmentation hardware in software. This software MMU Image (see Figure 8) is created as a database within the Inner Traffic Controller.




Figure 8. Memory Management Unit (MMU) Image

The MMU Image is a processor-local database indexed by DER No. Each DBR No represents one record within the MMU Image. Each record is an exact software copy of the Segment Pescriptor Register set in the hardware MMU. Bach element of this software MMU Image is in the same form utilized by the special I/O instructions to load the nardware MMU. Each DBR record is indexed by segment number (Segment_No). Each Segment_No entry is composed of three fields: Base_Addr, Limit, and Attributes. Base_Addr is a 16-bit rield wnich contains the base address of the segment in physical memory. Limit is an 8-bit field that specifies the number of contiguous blocks of memory occupied by the segment. Attributes is an 8-bit field representing the eight flags specify the segment's attributes (e.g., "read", which "execute", "write", etc.).

G. SUMMARY

An extended overview of the current SASS design has been presented in this chapter. The four major levels of abstraction comprising the SASS system have been identified and the major components of each level have been discussed. The extended instruction set provided by the SASS Kernel was also defined. With this background, the actual details of this implementation will be described in chapters III and IV.

III. IMPLEMENTATION ISSUES

Issues bearing the implementation of process on management and refinements made to existing modules are presented in this chapter. Process management for the SASS was provided through the implementation of the Controller Module, the Event Manager Module, the Distributed Memory Manager Module, and a Gate Keeper Stub (system trap). Additionally, since a demonstration/testbed was integral to the testing and verification of the implementation, it was complete other supportive tasks. necessary to supportive included limited Kernel tasks datahase initialization. revised preempt interrupt handling mechanisms, Idle process definition and structure, additional refinements to existing modules.

A. DATABASE INITIALIZATION

Previous work on SASS has relied on statically built databases, which proved to be sufficient for demonstration of a single processor, single nost supported system. In the current demonstration, multiple nosts are simulated, and the Kernel data structures have been refined to represent a multiprocessor environment. Since a multiprocessor system was unavailable at the time of this demonstration, several "runs" were made and traced, using different logical CPU

numbers, to show the correctness of this structure. Due representation and simulation multiprocessor multiple nosts, the use of statically built Kernel databases was no longer convenient. Therefore, it became necessary provide initialization routines for the dynamic creation of those Kernel databases required for this implementation. While it was not the intent of this effort to implement system initialization, care was taken in the writing of these initializing routines so that they might be utilized in the system intialization implementation with, hopefully, minimal refinement. Patabase initialization was restricted to those databases existing in the Inner Traffic Controller and the Traffic Controller. Limited elements of the Known Segment Table (KST) and Global Active Segment Table (G AST) were also created for demonstration purposes.

1. Inner Traffic Controller Initialization

A "Bootstrap Loader" Module, which logically exists at a higher level of abstraction within the Kernel, was created to initialize the databases of the Inner Traffic Controller. This initialization includes the creation of: 1) the Processor Data Segment (PRDS), 2) an MMU Map, 3) Kernel domain stack segments for Kernel processes, 4) allocation and updating of MMU entries for Kernel processes, and 5) Virtual Processor Table (VPT) entries.

The PRDS was loaded with constant values that specify the physical CPU ID, logical CPU ID, and number of

VP's allocated to the CPU. A design decision was made to allocate logical CPU ID's in increments of two (beginning with zero) so that they could be used to directly access lists indexed by CPU number. The MMU map, constructed as a "byte" map, was created to specify allocated and free MMU Image entries.

A separate procedure, CREATE STACK, was created to establish the initial Kernel domain stack conditions for Kernel processes. A discussion and diagram of these initial stack conditions 15 presented in the next section. ALLOCATE MMU checks the MMU Map and allocates the next availabe MMU entry to the process being created. The PRDS is inserted in the allocated MMU entry and the DER number is returned to the calling procedure. The DBR number (nandle) merely the offset of the DBR in the MMU Image. Since the ITC deals with an address rather than a handle, a procedure, GET_DBR_ADDR, was created to convert this offset into a physical address. UPDATE MMU IMAGE is the procedure which creates or modifies MMU Image entries. UPDATE MMU IMAGE accepts as arguments the DBR number, segment number, segment attributes, and segment limits. To facilitate process switching and control, various process segments must possess the same segment number system wide. This is accomplished during initialization through the use oť the UPDATE MMU_IMAGE procedure. In the ITC, these segments include the PRDS (segment number zero) and the Kernel stack segment (segment number one).

The final task required in ITC intialization is the creation of the VPT. The VPT neader is initialized with the "running" and "ready" lists pointers set to a 'nii' state, and the "free" list pointer set to the first entry in the message table. Virtual Processor entries are inserted in the main body of the VPT by the UPDATE_VP_TABLE procedure. Entries are first made for the VP's permanently bound to the Memory Manager and Idle processes. The VP bound to the MM process is given a priority of 2 (highest), and the VP bound to the Idle process is given a priority of @ (lowest). External VP ID for both of these VP's is set to "nii" as they are not visible to the Traffic Controller. remaining VP's allocated to the CPU (viz., TC visible VP's) are then entered in the VPT with a priority (intermediate), and their "idle" and "preempt" flags are set. The preempt flag is set for these TC visible VP's to insure proper scheduling by the Traffic Controller. The LBR for these remaining VP's is initialized with the process DBR. A discussion of "idle" processes and VP's will be provided later in this chapter. The External VP ID each TC visible VP is merely the offset of available entry in the EXTERNAL VP LIST. This External VP ID is entered in the VPT, and the corresponding VP ID (viz., VPT Entry #) is entered in the EXTERNAL VP LIST.

Once these VPT entries have been made, it is necessary to set the state of each VP to "ready" and thread

them (by priority) into the appropriate ready list. A VPT threading mechanism was provided by Reitz [5] in procedure MAKE_READY. However, it was desired to have a more general threading mechanism that could be used for other lists. Procedure LIST_INSERT was created to provide this general threading mechanism. LIST_INSERT is logically a "library" function that exists at the lowest level of abstraction in the Kernel. This function threads an object into a list (specified by the caller) in order of priority, and then sets its state as specified by the calling parameters.

Once the "Bootstrap Loader" has completed ITC initialization, it passes control to the ITC GETWORK procedure to begin VP scheduling.

2. Traffic Controller Initialization

The initialization routines for the TC include TC_INIT, CREATE_PROCESS, and CREATE_KST. These routines are called from the Memory Manager process. The MM process was chosen to initiate these routines as it is bound to the nighest priority VP and will begin running immediately after the Inner Traffic Controller is initialized. Procedure MM_ALLOCATE was written to allocate memory space for data structures during initialization (viz., Kernel stacks, user stacks, and KST's). Memory space is allocated in blocks of 100 (hex) bytes. MM_ALLOCATE is merely a stub of the memory allocating procedure designed by Moore and Gary [4].

It was necessary to pass long lists of arguments to the TC for initialization purposes. To aid in this passing of parameters, a data structure template was used. This template was created by declaring the parameters as a data structure in both the sending and receiving procedures, and then imaging this structure at absolute address zero. The process' stack pointer was then decremented by the size of the parameter data structure, and the parameters were loaded into this data structure indexed by the stack pointer. This template made it very easy to send and receive long argument lists using the process' stack segment.

TC_INIT initializes the APT header and virtual interrupt vector (discussed later). Each element of the running list is marked "idle", the ready and blocked lists are set to "nil", and the number of VP's and first VP for each CPU are entered in the VP table. The address of the virtual preempt handler is then passed to the ITC procedure CREATE_INT_VEC for insertion in the virtual interrupt vector.

entries in the APT. ALLOCATE_MMU is called to acquire a DPR number. and an APT entry is created with the process descriptors (viz., parameters). The process is then declared "ready" and threaded into the approciate ready list by calling the threading function, LIST_INSERT. A user stack is allocated and UPDATE_MMU_IMAGE is called to include the user

stack in the MMU as segment number three. The user stack contains no information or user process initialization parameters (viz., execution point and address space) as all processes are initialized and begin execution from the Kernel domain. Next, a Kernel domain stack is allocated and included in the MMU Image. A design decision was made to initialize the Kernel stacks for user processes with the same structure as the Kernel process' stacks. The rationale for this decision is presented in the next section. As a result of this decision, it became possible to use the CREATE_STACK procedure in building Kernel domain stacks for both Kernel and user prosesses. CREATE_STACK was therefore used as a library function and placed in the library module with LIST-INSERT.

Finally, a Known Segment Table (KST) stub is created to provide a means of demonstrating the mechanism provided by the eventcounts and sequencers for interprocess communication (IPC) and mutual exclusion. Space for the process' KST is created by calling MM_ALLOCATE. The KST is then included in the process' address space, as segment number two, by UPDATE_MMU_IMAGE. Initial entries are made in the Known Segment Table by procedure CREATE_KST. CREATE_KST makes an entry in the KST for the "root" and marks the remaining KST entries as "available." The Unique_ID portion of the root's handle (viz., upper two words) is initialized as -1 (for convenience) and the G_AST entry number portion of the handle (viz., lowest word) is initialized with zero.

3. Additional Initialization Requirements

As already mentioned, the Memory Manager Process prepares the arguments utilized by TC_INIT, CREATE_PRCCESS. and CREATE KST for TC initialization and user process creation. Additionally, the MM process creates a Global Active Segment Table (G_AST) stub utilized for demonstration of event data management. The G_AST stub is declared in a separate module (viz., the DEMO DATABASE Module) with the format prescribed by Moore and Gary [4]. However, the only fields initialized and utilized by this implementation are UNIQUE ID, SEQUENCER, INSTANCE 1, and INSTANCE 2. eventcounts and sequencer fields are initialized as zero whenever an entry is created in the G_AST. The UNIQUE_ID is created just to support this demonstration and does not reflect the segment's unique identifier as specified by Moore and Gary [4]. In this demonstration, UNIQUE ID is built with the parameters passed to MM_ACTIVATE. The first word in UNIQUE_ID is the G_AST entry number of the segment's parent, and the second word is the segment's entry number into the alias table. The UNIQUE ID together with the offset of the segment's entry in the G AST comprise the segment HANDLE maintained in the KST. The first entry in the G AST is reserved for the root, and is initialized with an Unique_ID of minus one (-1). It should be noted that any call to MM_ACTIVATE for a segment already possessing an entry in the G_AST will not effect any changes to that

a solding the sold of

entry. This is to insure that a single G_AST entry exists for every segment as specified by Moore and Gary [4].

B. PREEMPT INTERRUPTS

Various refinements were made in the handling of both (nardware) and virtual (software) preempt interrupts. A hardware preempt is a non-vectored interrupt that invokes the virtual processor scheduling mechanism (viz., ITC GETWORK). A virtual preempt is a software vectored interrupt that invokes the user process scheduling mechanism (viz., TC_GETWORK). This implementation provides the notion of a virtual interrupt that closely mirrors the behavior of a hardware interrupt. In particular, there are similar constructs for initialization of a nandler. invokation of a handler, masking of interrupts, and return from a handler. As with most hardware interrupts, a virtual interrupt can occur only at the completion of execution for an "instruction," where each Kernel entry and exit for a process delimit a single "virtual instruction."

1. Physical Preempt Handler

The physical preempt handler resides in the virtual processor manager (viz., Inner Traffic Controller). The functions it perform are: 1) save the execution point, 2) invoke ITC GETWORK, 3) check for virtual preempt interrupts, 4) restore the execution point, and 5) return control via the IRET instruction. Reitz [5] included the hardware

preempt nandler in ITC GETWORK by establishing two entry points and two exit points, one for a regular call to GETWORK and another for the preempt interrupt. He had a separate procedure, TEST PREEMPT, that was used to check for the occurrence of virtual preempt interrupts. This structure works nicely, but it requires some means of determining how GETWORK was invoked so that the proper exiting mechanism used. This was resolved by incorporating a preempt interrupt flag in the status register block of every process' Kernel domain stack segment. A design decision was made restructure the hardware preempt handler into a single and separate procedure, PHYS_PREEMPT_HANDLER. This allowed GETWORK to have a single entry and exit point, and it did away with the necessity of maintaining a preempt interrupt the process stacks. PHYS_PREEMPT_HANDLER was flag in constructed from the preempt handling code in GETWORK procedure TEST PREEMPT. TEST PREEMPT was deleted from the ITC as its functions were performed by PHYS_PREEMPT-HANDLER.

A further refinement was made to the hardware preempt handler dealing with the method by which the virtual preempt handler was invoked. Reitz [5] invoked the virtual preempt handler from TEST_PREEMPT by means of the "call" instruction. Since the virtual preempt handler logically exists at a higher level of abstraction than the ITC, this invocation violated our notion of only allowing "calls" to lower or equal abstraction levels. However, this deviation

was necessitated by the absence of a virtual interrupt structure. This problem was alleviated by creating a virtual interrupt vector in the ITC that is used in the same way as the nardware interrupt vector. The virtual preempt was given a virtual interrupt number (zero). The virtual interrupt nandler is then invoked by means of a "jump" through the virtual interrupt vector for virtual interrupt number &. This invocation occurs in the same manner that the handlers for hardware interrupts are invoked. The virtual interrupt 15 created tу procedure CREATE_INT_VEC. CREATE INT VEC accepts as arguments a virtual interrupt number and the address of the interrupt handler. The creation of the virtual preempt entry in the virtual interrupt vector is accomplished at the time of the Traffic Controller initialization by TC_INIT.

2. Virtual Preempt Handler

The virtual preempt handler (VIRT_PREEMPT_HANDLER) resides in the user process manager (viz., the Traffic Controller). The functions performed by VIRT_PREEMPT_HANDLER are: 1) determine the VP ID of the virtual processor being preempted, 2) invoke the process scheduling mechanism (viz., TC_GETWORK), and 3) return control via a virtual interrupt return. The correct VP ID is obtained by calling RUNNING_VP in the ITC. The Active Process Table is then locked, and the state of the process running on that VP is changed to "ready." At this time, process scheduling is effected by

the APT is unlocked and control is returned via a virtual interrupt return. This virtual interrupt return is merely a jump to the PREEMPT_RET label in the hardware preempt nandler (This jump emulates the action of the IRET instruction for a hardware interrupt return). This label is the point at which the virtual preempt interrupts are unmasked.

All Kernel processes are initialized to appear as though they are returning from a nardware preempt interrupt. All user processes initially appear to be returning from a virtual preempt interrupt. Therefore, the initial conditions of a process' Kernel domain stack is largely influenced by the stack manipulation of the preempt handlers. Figure 9 illustrates the initial Kernel domain stack structure for all system processes.

The initial Kernel Flag Control Word (FCW) value is "5000", indicating non-segmented code, system mode of operation, non-vectored interrupts masked, and vectored interrupts enabled. The Current Stack Pointer value is set to the first entry in the stack (viz., SP). The IRET Frame is the portion of the Kernel stack affected by the IRET instruction. The first element, Interrupt ID (set to "FFFF") is merely popped off of the stack and discarded. The next element. Initial FCW, is popped and placed in the system Flag Control Word. Initial FCW is set to "5000" for Kernel




Figure 9. Initial Process Stack

processes and "1800" (indicating normal mode with all interrupts enabled) for user processes. The final element of the IRET frame, Initial IC is popped off of the stack and placed in the program counter (PC) register. This value is initialized as the entry address of the process in question.

The "register" entries on the stack represent initial register contents for the process at the beginning of its execution. Since the Kernel processes (viz., MM and Idle) do not require any specific initial register states, their entries reflect the register contents at the time of stack creation. Initial register conditions are used to provide initial "parameters" required by the user processes. This will depend largely upon the parameter conventions of the implementation language. The means for register initialization was provided through CREATE_PRCCESS; however, the only initial register condition used for the user processes in this demonstration was register #13. Register #13 was used to pass the user ID/Host number of the process created. This value is utilized by the user process 1n activating the segment used for inter-process communication between a Host's File I/0 manager and processes. Another logical parameter passed to the user processes is the root segment number. This did not require a register for passing in the demonstration as it is known to be the first entry in the KST for all processes. The N_S_P entry on the stack represents the initial value of the normal stack pointer. For user processes, this value is obtained when the Supervisor domain stack for that process is created. For Kernel processes, this value is set to "FFFF" since they execute solely in the Kernel domain and have no Superivsor domain stack. The Preempt Peturn Point specifies the address where control will be passed once the process' VP is scheduled and the "return" from ITC GETWORK is executed. For Kernel processes, this is the point within the hardware preempt handler where the virtual processor table is unlocked. For user processes, this is the point within the virtual preempt handler where the Active Process Table is unlocked.

It is important to note that if the APT was not unlocked when a user process began its initial execution, the system would become deadlocked and no further process scheduling could occur. It should be further noted that the initial stack conditions for user processes do not reflect a valid history of execution. The "normal" history of a user process returning from ITC GETWOPK after a virtual preempt interrupt would reflect the passing of control through SWAP_VDBR and TC_GETWORK to the point in the virtual preempt handler where the APT is unlocked. Another "possible" nistory could reflect the occurrence of a nardware preempt interrupt at the point in the virtual preempt handler where the APT is unlocked. Such a nistory would be depicted by replacing the current top of the stack with the return point

into the hardware preempt handler (viz., at the point of virtual preempt interrupt unmasking) and an additional hardware preempt interrupt frame whose IC value in the IRET frame is the point in the virtual preempt handler where the APT is unlocked. The current initial stack condition for user processes was chosen for its ease of understanding and its clear depiction of the fact that the structure of a Kernel domain stack is the same for both Kernel and user processes.

C. IDLE PROCESSES

a delibert Make

1

In the SASS design, there logically exists a Kernel domain "Idle" process for every physical processor in the system and a Supervisor domain "Idle" process for every "TC visible" virtual processor in the system. These processes are necessary to insure that both the VP scheduler (viz.. ITC GETWORK) and the process scheduler (TC_GETWORK) will always have some object to schedule, hence precluding any CPU or VP from ever having an undefined execution point. Since the Kernel domain Idle process performs no useful work, it could be included within the ITC by means of infinite looping mechanism. The Kernel Idle process was maintained separately, however, as it is hoped that future work on SASS will provide this Idle process with some constructive purpose (e.g., performing maintenance diagnostics).

The Supervisor domain Idle processes (nereafter referred as TC Idle processes) are scheduled (bound) on VP's when there are no user processes awaiting scheduling. Since a TC Idle process performs no user constructive work, we do not want any VP executing a TC Idle process to be bound to a physical processor. In other words, a VP bound to a TC Idle process assumes the lowest system priority (represented by the "idle flag"). Therefore, any such VP will have its idle flag set and will not be scheduled unless it receives a virtual preempt interrupt. Such an interrupt will allow the VP to be rescneduled by the Traffic Controller. It should be obvious, at this point, that a TC Idle process will never actually begin execution on a real processor. This knowledge allowed a design decision to be made to only simulate the existence of TC Idle processes. At the TC level, this was accomplished by a constant value, IDLE_PROC, that was used as a process ID in the APT running list, thus precluding the necessity or any "Idle" entries in the APT. At the level. any VP marked "Idle" (viz., the idle flag set) was given the DPR number (viz., address space) of the Kernel Idie process solely to provide the use of a Kernel domain stack for rescheduling of the VP.

D. ADDITIONAL KERNEL PEFINEMENTS

A de l'amplification

In addition to those already discussed, several other refinements to existing Kernel modules were effected in this

implementation. One of these refinements deals with the way virtual processors are identified by the Traffic Controller. In the current implementation, all TC visible virtual processors are given an External VP ID which corresponds to its entry number in an External VP List. This required a modification to the ITC procedure RUNNING_VP. The benefits derived from this refinement included the ability to directly access the External VP ID in the Virtual Processor Table vice the requirement of a run time division to compute its value and the ability to use the External VP ID as an index into the TC running list.

Refinements were also made to the existing Memory Manager. File Manager, and IO process stuts used for demonstration purposes. These refinements were largely associated with the eventcount and sequencer mechanisms utilized in this implementation. The current status of these processes is provided in a report by Schell and Cox [22].

The remaining refinements deal largely with the MMU Image. In Moore and Gary's [4] design, the MMU Image was managed by the Memory Manager process. This was largely because the MMU Image is a processor local database and would seem well suited for management by the non-distributed Kernel. In fact, the MMU Image is utilized mainly by the ITC for the multiplexing of process address spaces. Therefore, in the current design, the MMU I as are maintained by the Inner Traffic Controller, however, the MMU header proposed

· And the second

MAXIMUM_AVAILABLE_BLOCKS rields) was retained in the Memory Manager as it is used strictly in the management of a process' virtual core and is not associated with the hardware MMU.

In Wells' design [6], the Traffic Controller used the linear ordering of the DFR entries in the MMU Image as the DBR handle (viz., 1,2,3...). This required a run time division operation to compute the DBR number, and a run time multiplication operation, by MM_GET_DBR_VALUE, to recompute the DBR address for use by the ITC. In the current design, the offset of the DBR entry in the MMU Image (obtained at the time of MMU allocation) is used as the DER handle in the Traffic Controller. Furthermore, SWAF_VDBR was refined to accept a DBR handle rather than a DBR address to preclude the necessity of the Traffic Controller having to deal with MMU addresses. DER addresses are computed only within the ITC (viz., by procedure GET_DBR_ADDR) by adding the value of the DBR handle to the base address of the MMU lmage. DER addresses are now used solely within the ITC. procedure MM_GET_DBR_VALUE was no longer needed and was deleted from the Memory Manager.

E. SUMMARY

The primary issues addressed in this thesis effort have been presented in this chapter. Aside from the process

management functions, this description included a mechanism for limited Kernel database initialization, a revised preempt interrupt handling mechanism, the creation of a virtual interrupt structure, a definition of "idle" processes and their structure, and a discussion of the minor refinements effected in existing SASS modules. A detailed description of the implementation of process management functions for the SASS is presented in the next chapter.

から とのできない というない はんしょう こうしゅうしゅう

STATE OF THE PARTY
IV. PROCESS MANAGEMENT IMPLEMENTATION

The implementation of process management functions and a gate keeper stub (system trap) is presented in this chapter. The implementation is discussed in terms of the Event Manager, Traffic Controller, Distributed Memory Manager, User Gate, and Kernel Gate Keeper modules. A tlock diagram depicting the structure and interrelationships of modules is presented in figure 10. Support in developing the 78000 machine code for this implementation was provided by a Zilog MCZ Developmental System operating under the R10 operating system. The Developmental System provided disk file management for a dual drive, hard sectored floppy disk. a line oriented text editor, a PLZ/ASM assembler, a linker and a loader that created an executable image of each 28000 load module. upload/download capability with A n Am96/4116 MonoBoard computer was also provided. This capability, along with the general interfacing of Am96/4116 into the SASS system, was accomplished in a concurrent thesis endeavor by Gary Baker. Baker's work relating to hardware initialization in SASS, will published upon completion of his thesis work in June 1981.

いたとうとなると




Figure 10. Implementation Module Structure

A. EVENT MANAGER MODULE

A THE PARTY OF THE

The eventcount and sequencer primitives [15], which are system-wide objects, collectively comprise the event data of SASS. As mentioned earlier, this event data is tied directly to system segments and is stored in the Global Active Segment Table. There are two eventcounts and one sequencer for every segment in the System. These objects are identified to the Kernel in user calls by specification of a segment number. Once this segment number is identified by the Kernel, the segment 's handle can be obtained from the process' Known Segment Table. The segment handle identifies the particular entry in the G_AST containing the event data desired.

The Event Manager module manages the event data within the system and provides the mechanism for interprocess communication between user processes. The Event Manager consists of six procedures. Four of these (Advance, Await, Read. a nd Ticket) represent the four user extended instructions provided by the Event Manager. The remaining two procedures provide internal computational support to include necessary security checking. The Event Manager invoked solely by user processes, via the Gate Keeper. ex tended through utilization of the instruction set provided. For every Event Manager extended instruction invoked by a user process, the non-discretionary security is verified by comparine the security access classification of

the process invoking the instruction with the classification of the object (segment) being accessed. Access to the user process' Known Segment Table is required by the module in order to ascertain the segment handle and security class for a given segment number. The PLZ/ASM assembly language listing for the Event Manager module is provided in Appendix A. A more detailed discussion of the procedures comprising the Event Manager follows.

1. Support Procedures

The procedures GET_HANDLE and CONVERT_AND_VERIFY provide internal support for the Event Manager and are not visible to the user processes. Procedure CONVERT AND VERIFY is invoked by the four procedures representing instruction set of the Event Manager. The input parameters to CONVERT AND VERIFY are a segment number and a requested mode of access (viz., read or write). CONVERT_AND_VERIFY returns a pointer to the segment's handle and a success Procedure GET_HANDLE is invoked solely CONVERT AND VERIFY. The input parameter to GET_HANDLE is the segment number received as input by CONVERT_AND_VERIFY. GET HANDLE returns a pointer to the segment's handle, a pointer to the segment's security classification. and a success code. A discussion of the functions provided by these support procedures follows.

Procedure GET_HANDLE translates the segment number, received as input, into a KST index number and verifies that

resulting index number is valid. Next the base address process' KST is obtained from ITC GET_SEG_PTR. The KST index number is then converted into a KST offset value and added to the base address to obtain the appropriate KST entry pointer for the segment in question. A verification is then made to insure that the referenced segment is "known" to the process. If the segment is not known. an error message is returned CONVERT AND VERIFY. Otherwise, a pointer to the segment's nandle is obtained to identify the Segment to the memory manager. A pointer to the segment's security class entry in the KST is also returned for use in appropriate security checks.

procedure CONVERT_AND_VERIFY provides the necessary non-discretionary security verification for the extended instruction set of the Event Manager. Procedure GET_HANDLE is invoked for segment number verification and to ottain pointers to the segment's handle and security class. If GET_HANDLE returns with a successful verification, the process' security class is compared to the segment's security class to verify the mode of access requested. A request for "write" access causes invocation of the CLASS_EQ function in the Non-Discretionary Security Module to insure that the security classification of the process is equal to the classification of the event-count or sequencer, which is the same as that of the segment. Otherwise, the CLASS_GE

function is called to verify that the process has read access. If the appropriate security check is unsuccessful, an error code is returned by CONVERT_AND_VERIFY. Otherwise, the segment handle is returned along with a success code of "succeeded" indicating that the user process possesses the necessary security clearance to complete execution of the extended instruction.

2. Read

Procedure READ ascertains the current value of a user specified eventcount and returns its value to the caller. The input parameters to READ are a segment number and an instance (viz., an event number). CONVERT_AND_VERIFY is invoked with a "read" access request to obtain the segment's handle and necessary verification. "Read" access is sufficient for this operation as it only requires observation of the current eventcount value and performs no data modification. If verification is successful, procedure MM_READ_EVENTCOUNT is called to obtain the eventcount value.

3. Ticket

+ ----

Procedure TICKET returns the current sequencer value for the segment specified by the user. CONVERT_ANT_VERIFY is called with a request for write access to obtain verification and the segment handle. Write access is required because once the sequencer value is read it must be incremented in anticipation of the next ticket request. Once verification is complete, MM_TICKET is invoked to obtain the

sequencer value that is returned to the user process. It is noted that every call to TICKET for a particular segment number will return a unique and time ordered sequencer value. This is because the sequencer value may only be read within MM_TICKET while the G_AST is locked, thereby preventing simultaneous read operations. Futhermore, once the sequencer value is read it is incremented before the G_AST is unlocked.

4. Await

Procedure AWAIT allows a user process to block itself until some specified event has occurred. The parameters to AWAIT include a segment number and instance, which identify a particular event, and a user specified value which identifies a particular occurrence or the event. Verification of read access and a pointer to the segment's handle is obtained from procedure CONVERT_AND_VERIFY. Procedure TC_AWAIT is invoked to effect the actual waiting for the event occurrence. TC_AWAIT will not return to AWAIT until the requested event has occurred. It is noted that AWAIT makes no assumptions about the event value specified by the user. Therefore, the Kernel cannot guarantee that the event specified by the user will ever occur; this is the responsibility of other cooperating user processes.

5. Advance

Procedure ADVANCE allows a user process to broadcast the occurrence of some event. This is accomplished by

incrementing the value of the eventcount associated with the event that has occurred. The parameters to ADVANCE include a segment number and instance which identify a particular event. The calling process must have write access to the identified segment as modification of the eventcount is required. Verification of write access and a pointer to the segment's handle is obtained through procedure CONVERT_AND_VERIFY. Procedure TC_ADVANCE is invoked to perform the actual broadcasting of event occurrence.

E. TRAFFIC CONTROLLER MODULE

The primary functions of the Traffic Controller module are user process scheduling and support of the inter-process communication mechanism. The Traffic Controller is invoked by the occurrence of a virtual preempt interrupt and by the Event Manager and the Segment Manager through the extended instruction set: TC_Advance. TC_Await, Process_Class, and Get_DER_NUMBER. The Traffic Controller module is comprised of nine procedures. Four of these procedures represent the extended instruction set of the Traffic Controller. A detailed discussion of six of the procedures contained in the Traffic Controller module is presented below. The remaining three procedures (viz., TC_INIT, CREATE_PRCCESS, and CREATE_KST) were described in chapter three. The PLZ/ASM assembly language source code listings for the Traffic Controller module is provided in Appendix B.

1. TC Getwork

ì

at the Paker

Procedure TC_GETWORK provides the mechanism for user process scheduling. The input parameters to TC GSTWORK are the VP ID of the virtual processor to which a process will be scheduled and the logical CPU number to which the virtual processor belongs. The determination of which process to schedule is made by a looping mechanism that finds the first "ready" process on the ready list associated with the current logical CPU number. Processes appear in the ready list by order of priority. This looping mechanism is as both "running" and "ready" processes are required maintained on the ready list. This ready list structure was chosen to simplify the algorithm provided in procedure TC Advance. If a ready process is round, its state is changed to "running" and its process ID (viz., the APT entry number) is inserted in the running list entry associated with the current virtual processor. Procedure SWAP_VDBR is then invoked in the Inner Traffic Controller to effect the actual process switch. If a ready process was not found (viz., the ready list was empty or comprised solely of "running processes"), then the running list entry associated with the current virtual processor is marked with the constant "Idle_Proc" and procedure IDLE is invoked in the Inner Traffic Controller.

2. TC Await

The primary function of TC AWAIT tne determination of whethe. Some user specified event has occurred. If the event has occured, control is returned to the caller. Otherwise, the process is blocked and another process is scheduled. The input parameters to TC AWAIT are a pointer to a Segment handle, an instance (event number), and a user specified eventcount value. TC_AWAIT initially locks the Active Process Table and obtains the current value of eventcount in question рy calling procedure MM_READ_EVENTCOUNT. The determination of event occurrence is made by comparing the user specified eventcount value with the current eventcount. If the user value is less than or equal to the current eventcount, the awaited event has occurred and control is returned to the caller. Otherwise, the awaited event has not yet occurred and the process must be blocked.

RUNNING_VP is invoked to ascertain the VP ID of the virtual processor bound to the process. The process' IF (viz., APT entry number) is then read from the running list. The input parameters to TC_AWAIT (viz., Handle, Instance, and Value) are then stored in the Event Data portion of the process' APT entry. The process is removed from its associated ready list by redirecting the appropriate linking threads (pointers). Once removed from the ready list, the process is

threaded into the blocked list and its state changed to "blocked" by invocation or the library function LIST_INSERT. Procedure TC_GETWORK is then called to schedule another process for the current virtual processor.

3. TC Advance

The primary purpose of TC ADVANCE is broadcasting of some event occurrence. This entails incrementing the eventcount associated with the event. awakening all processes that are waiting for the event, and insuring proper scheduling order by generating any necessary virtual preempt interrupts. The high level design algorithm TC ADVANCE is provided in figure 11. The input parameters to TC_ADVANCE are a pointer to a segment's handle and an instance (event number). Initially, TC_ADVANCE locks the APT to prevent the possibility of a race condition. The eventcount identified by the input parameters incremented by calling MM ADVANCE. MM_ADVANCE returns the new value of the eventcount. Once the eventcount has advanced, TC_ADVANCE awakens all processes awaiting this event occurrence. This is accomplished by checking all processes that are currently in the blocked list. The process' HANDLE and INSTANCE entries are compared with nandle and instance identifying the current event. If they are the same, then the process is awaiting some occurrence of the current event. In such a case, the process' VALUE entry in the APT is compared with the current value of the

```
TC ADVANCE Procedure (HANDLE, INSTANCE)
Begin
  ! Get new eventcount !
  COUNT := MM_ADVANCE (HANDLE, INSTANCE)
       WAIT_LOCK (APT)
  Call
  ! Wake up processes ! PROCESS := BLOCKED_LIST_HEAD
  Do wnile not end of BLOCKED LIST
    If (PROCESS.HANDLE = HANDLE) and
        (PROCESS.INSTANCE = INSTANCE) and
       (PROCESS.COUNT <= COUNT)
             LIST_INSERT(READY LIST)
       Call
    end if
    PROCESS := PROCESS.NEXT PROCESS
  end do
  ! Cneck all ready lists for preempts !
  LOGICAL_CPU_NO := 1
  Do wnile LOGICAL CPU NO <= #NR CPU
    ! Initialize preempt vector !
    VP_ID := FIRST_VP(LOGICAL_CPU_NO)
    Do for LOOP := 1 to NR_VP(LOGICAL_CPU_NO RUNNING_LIST[VP_ID].PREEMPT := #TRUE
      VP_ID := VP_ID + 1
    end do
    ! Find preempt candidates !
    CANDIDATES := 0
    PROCESS := READY_LIST_HEAD(LOGICAL_CPU_NO)
```

Figure 11. TC ADVANCE Algorithm

ある 一年 一大 一大 一大

```
VP_ID := FIRST VP(LOGICAL_CPU_NO)
    Do (for CYCLE = 1 to NR_VP(LOGICAL CPU NØ) and
       not end of READY_LIST(LOGICAL_CPU_NO)
      If PROCESS = #RUNNING
        RUNNING_LIST[VP_ID].PREEMPT := #FALSE
        CANDIDATES := CANDIDATES + 1
      end if
      VP_ID := VP_ID + 1
      PROCESS := PROCESS.NEXT_PROCESS
   end do
    ! Preempt appropriate candidates !
   VP_ID := FIRST_VP(LOGICAL_CPU_NO)
   To for CHECK := 1 to NR_VP(LOGICAL_CPU_NO)
      If (RUNNING LIST[VP_ID].PREEMPT = #TRUE) and
         (CANDIDATES > Ø)
       tnen
        Call SET_PREEMPT(VP_ID)
        CANDIDATES := CANDIDATES - 1
      end if
      VP_ID := VP_ID + 1
   end do
    IOGICAL CPU NO := LOGICAL CPU NO + 1
  end do
  Call UNLOCK(APT)
 Return
End TC ADVANCE
```

Figure 11. TC_ADVANCE Algorithm (Continued)

eventcount. If the process' VALUE is less than or equal to the current eventcount value, the awaited event has occurred and the process is removed from the blocked list and threaded into the appropriate ready list by the library function LIST_INSERT.

Once the blocked list has been checked, it necessary to reevaluate each ready list to insure that the nighest priority processes are running. It is relatively simple to determine if a virtual preempt interrupt is necessary, nowever, it is considerably more difficult to determine which virtual processor should receive the virtual preempt. To assist in this evaluation, a "count" variable (number of preempts needed) is zeroed and a preempt vector is created on the Kernel stack with an entry for every virtual processor associated with the logical CPU being evaluated. Initially, every entry in the preempt vector is marked "true" indicating that its associated processor is a candidate for preemption. Once the preempt vector is initialized, the first "n" processes on the ready list (where n equals the number of VP's associated with the current logical CPU) are checked for a determination their state. If a process is found to be "running" then it should not be preempted as processes appear in the ready list in order of priority. When a running process is found, its associated entry in the preempt vector is marked "false." If a process is encountered in the "ready" state

then it should be running and the "count" variable is incremented. When the first "n" processes have been checked or when we reach the end of the current ready list (whichever comes first), the entries in the preempt vector are "popped" from the stack. If an entry from the preempt vector is found to be "true", this indicates that its associated virtual processor is a candidate for preemption since it is either bound to a lower priority process, or it is "idle." In such a case, the "count" variable is evaluated to determine if the virtual processor associated with the vector entry should be preempted. If the count exceeds zero, a virtual preempt interrupt is sent to the VP and the count is decremented. Otherwise, no preempt is sent as there is no higher priority process awaiting scheduling.

This preemption algorithm is completed for every ready list in the Active Process Table. Once all ready lists nave been evaluated, the APT is unlocked and control is returned to the caller. It is noted that it is not necessary to invoke TC_GETWORK before exiting ADVANCE. If the current VP requires rescheduling, it will have received a virtual preempt interrupt from the preemption algorithm. If this has occurred, the VP will be rescheduled when its running process attempts to leave the Kernel domain and the virtual preempt interrupts are unmasked.

4. Virtual Preempt Handler

VIRTUAL PREEMPT HANDLER is the interrupt handler for virtual preempt interrupts. The entry address VIRTUAL PREEMPT HANDLER 15 maintained in the virtual interrupt vector located in the Inner Traffic Controller. Once invoked, the handler locks the Active Process Table and determines which virtual processor is being preempted by calling RUNNING VP. The process running on the preempted VP is then set to the "ready" state and TC_GETWORK is invoked to reschedule the virtual processor. When TC_GETWORK returns VIRTUAL_PREEMPT_HANDLER, the APT is unlocked and a virtual interrupt return is executed. This return is simply a jump to the point in the hardware preempt handler where the virtual interrupts are unmasked. This effects a virtual interrupt return instruction.

5. Remaining Procedures

€ **...** ...

A CONTRACTOR OF THE PARTY OF TH

The remaining two procedures in the Traffic Controller module represent the extended instructions: PROCESS_CLASS and GET_DBR_NUMBER. Both procedures lock the Active Process Table and call RUNNING_VP to determine which virtual processor is executing the current crocess. The process ID (viz., APT entry Number) is then extracted from the running list. PROCESS_CLASS reads and returns the current process' security access classification from the APT. GET_DBR_NUMBER reads and returns the current process' DBR handle. It should be noted that in general the DBR

number provided by procedure GET_DBR_NUMBER is only valid while the APT is locked. Particularly, in the current SASS implementation, the Segment Manager invokes GET_DBR_NUMBER and then passes the obtained DBR number to the Distributed Memory Manager for utilization at that level. In a more general situation, the process associated with the DBR number may have been unloaded before the DBR number was utilized, thus making it invalid. This problem does not arise in SASS as all processes remain loaded for the life of the system.

C. DISTRIBUTED MEMORY MANAGER MODULE

The Distributed Memory Manager module provides an interface between the Segment Manager and the Memory Manager process, manipulates event data in the Global Active Segment Table (G_AST), and dynamically allocates available memory. A detailed description of the Distributed Memory Manager interface to the Memory Manager process was presented by Wells [6]. The remaining extended instruction set is discussed in detail below. The complete PLZ/ASM source listings for the Distributed Memory Manager module is provided in Appendix C.

1. MM Read Eventcount

•

MM_READ_EVENTCOUNT is invoked by the Event Manager and the Traffic Controller to obtain the current value of the eventcount associated with a particular event. The input

parameters to this procedure are a segment nandle pointer and an instance (event Number), which together uniquely identify a particular event.

The G_AST is locked and the entry offset of the segment into the G_AST is obtained from the segment's nandle. The instance parameter is then validated to determine which eventcount is to be read. If an invalid instance is specified, control is returned to the caller specifying an error condition. Otherwise, the current value of the specified eventcount is read. The G_AST is then unlocked, and the current eventcount value is returned to the caller.

2. MM Advance

MM_ADVANCE is invoked by the Traffic Controller to reflect the occurrence of some event. The input parameters to MM_ADVANCE are a pointer to a segment's handle and a particular instance (event number).

The Global Active Segment Table is locked to prevent a race condition, and the offset of the segment's entry into the G_AST is obtained from the segment handle. The instance parameter is then validated to determine which eventcount is to be advanced. If an invalid instance is specified, an error condition is returned to the caller and no data entries are affected. If the instance value is valid, the appropriate eventcount is incremented, and its new value is returned.

3. MM Ticket

MM_TICKET is invoked by the Event Manager to obtain the current value of the sequencer associated with a specified segment. The input parameter to MM_TICKET is a pointer to a segment's handle.

Initially, MM_TICKET locks the Global Active Segment Table to prevent a race condition. Next the offset of the segment's entry into the G_AST is obtained from the segment nandle. The current value of the sequencer for the specified segment is then read and saved as a return parameter to the caller. The sequencer value is then incremented in anticipation of the next ticket request. Once this is complete, the G_AST is unlocked and control is returned to the caller.

4. MM Allocate


A. Same . Bake .

The MM_ALLOCATE procedure provided in this implementation is a stub of the MM_ALLOCATE described in the Memory Manager design or Moore and Gary [4].

The primary function of MM_ALLOCATE is the dynamic allocation of fixed size blocks of available memory space. It is invoked in the current implementation by the initialization routines in BOOTSTRAP_LOADER and TC_INIT for the allocation of memory space used in the creation of the Kernel domain and Supervisor domain stack segments and the creation of the Known Segment Tables for user processes. Dynamic reallocation of previously used memory space (viz.,

in this implementation. All memory allocation required in this implementation is for segments supporting system processes that remain active, and thus allocated, for the entire life of the system. Memory is allocated in blocks of 256 (decimal) bytes of processor local memory (on-board RAM). In this stub allocatable memory is declared at compile time by a data structure (MEM_POOL) that is accessible only by MM_ALLOCATE.

The input parameter to MM_ALLOCATE is the number of blocks of requested memory. This parameter is converted from a block size to the actual number of bytes requested. computation is made simple since memory is allocated in powers of two. The byte size is obtained by logically shifting left the input parameter eight times, where eight is the power of two desired (viz., 256). Once the size the requested memory is computed, it is necessary determine the starting address of the memory block(s) to To assist in this computation, a variable allocated. (NEXT BLOCK) is used to keep track of the next available block or memory in MEM_POOL. NEXT_BLOCK, which is initialized as zero, provides the offset into the memory being allocated. Once the starting address is obtained, the physical size of the memory allocated is added to NEXT_BLCCK so that the next request for memory allocation will begin at the next free byte of memory in MEM POOL. This new value of



NEXT_BLOCK is saved and the starting address of the memory for this request is returned to the caller.

D. GATE KEEPER MODULES

あかっまりかるかん

The SASS Gate Keeper provides the logical boundary between the Supervisor and the Kernel and isolates the Kernel from the system users, thus making it tamperproof. This is accomplished by means of the nardware system/normal mode and the software ring-crossing mechanism provided by the Gate Keeper. The Gate Keeper is comprised of two separate modules: 1) the USER_GATE module, and 2) the KERNEL_GATE_KEEPER module. These modules are disjoint, with the USER_GATE module residing in the Supervisor domain and the KERNEL_GATE_KEEPER module residing in the Kernel domain. It is important to note that the USER_GATE is a separately linked component in the Supervisor domain and is not linked to the Kernel. The only thing in common between these two modules is a set of constants identifying the valid extended instruction set which the Kernel provides to the users.

The Gate Keeper modules presented in this implementation are only stubs as they do not provide all of the functions required of the Gate Keeper. However, the only task not provided in this implementation is the validation of parameters passed from the Supervisor to the Kernel. A detailed description of this parameter validation design is provided by Coleman [3]. In the process management

demonstration, the Supervisor stubs are written in PLZ/ASM with all parameters passed by CPU registers. A detailed description of the Gate Keeper modules and the nature of their interfaces is presented below. The PLZ/ASM source listings for the two Gate Keeper modules are provided in Appendix D.

1. User Gate Module

A STATE OF THE PARTY OF THE PAR

The USER_GATE module provides the interface structure between the user processes in the Supervisor domain and the Kernel. The USER_GATE is comprised of ten procedures (viz., entry points) that correlate on a one to one basis with the ten "user visible" extended instructions (listed in figure 6) provided by the Kernel. The only action performed by each of these procedures is the execution of the "system call" instruction (SC) with a constant value, identifying the particular extended instruction invoked, as the source operand.

The SC instruction is a system trap that forces the hardware into the system mode (Kernel domain) and loads register 15 with the system stack pointer (Kernel domain stack). The current instruction counter value (IC) is pushed onto the Kernel stack along with the current CPU flag control word (FCW). In addition, the system trap instruction is pushed onto the Kernel stack with the upper byte representing the SC instruction and the lower byte representing the SC instruction's source operand (viz., the

Kernel extended instruction code). Together, these operations form an interrupt return (IRET) frame as illustrated in figure 9. Once this is complete, the FCW is loaded with the FCW value found in the System Call frame of the Program Status Area (viz., the hardware "interrupt vector"). The structure of the Program Status Area is illustrated in figure 12. The instruction counter is then loaded with the address of the SC instruction trap handler. This value is also located in the SC frame of the Program Status Area.

2. Kernel Gate Keeper Module

The trap nandler for the System Call system instruction is the KERNEL GATE KEEPER. The address of KERNEL GATE KEEPER and the Kernel FCW value are placed in the System Call frame of the Program Status Area BOOTSTRAP LOADER module during initialization. The KERNEL_GATE_KEEPER retches the extended instruction code from the trap instruction entry in the IRET frame on the Kernel stack. This value is then decoded by a "case" statement to determine which extended instruction is to be executed. If the extended instruction code is valid, the appropriate Kernel procedure is invoked. Otherwise, an error condition is set and no Kernel procedures are not invoked. Once control returns to the KERNEL GATE KEEPER, the registers and normal stack pointer (NSP) value are pushed onto the Kernel stack in preparation for return to

OFFSET

| e | | !! |
|----|--------------------------------------|---------------------|
| 4 | Peserved | Frames |
| | Unimplemented Instruction Trap | |
| 8 | Privileged Instruction Trap | |
| 12 | Kernel FCW | System Call |
| 16 | Kernel Gate Keeper Address | Instruction |
| | Segment Trap | |
| 20 | Non-Maskable Interrupt | |
| 24 | Kernel FCW | Hardware Preempt |
| 28 | PHYS_PREEMPT_HANDIER Address | (Non- |
| | Vectored Int | Interrupt) |
| 32 | • | |
| | • | 1 1 |

* NOTE: Offsets represent Program Status Area structure for non-segmented ZECK2 microprocessor.

Figure 12. Program Status Area

Supervisor domain. It is noted that this operation would normally occur immediately upon entry into KERNEL_GATE_KEEPER. In this implementation. nowever. parameter validation is not accomplished and the registers are used to pass parameters to and from the Kernel only for use by the process management demonstration. In an actual SASS environment, all parameters would be bassed in a separate argument list and the CPU registers would appear exactly the same upon leaving the Kernel as they did upon entering the Kernel. This is important to insure that data or information is leaked from the Kernel by means of the CPU registers.

Control is returned to the Supervisor by means of return mechanism in the hardware preempt handler. This mechanism is utilized to preclude the necessity of building a Separate mechanism for the KERNEL GATE KEEPER that would actually perform the very same function. To accomplish this, the KERNEL GATE KEEPER executes an unconditional jump to the PREEMPT_RET label in PHYS_PREEMPT_HANDLER. This "jump" to the hardware preempt handler represents a "virtual IRET" instruction providing the same function as the virtual interrupt return described in the discussion of the virtual preempt handler. At this point, the virtual interrupts are unmasked, the normal stack pointer and CPU registers are restored from the stack, and control returned to the Supervisor by execution of the IRET instruction.

E. SUMMARY

The implementation of process management functions for the SASS has been presented in this chapter. The implementation was discussed in terms of the Event Manager, Traffic Controller, Distributed Memory Manager, and Gate Keeper modules.

Chapter V will present the conclusions drawn from this work and suggestions for future work derived from this thesis.

V. CONCLUSION

The implementation of process management for the security Kernel of a secure archival storage system has been presented. The process management functions presented provide a logical and efficient means of process creation. control, and scheduling. In addition, a simple but effective mechanism for inter-process communication, based on the eventcount and sequencer primitives, was created. Work was also completed in the area of Kernel database initialization and a Gate Keeper stub to allow for dual domain operation.

The design for this implementation was based on the Zilog Z8001 sixteen bit segmented microprocessor [17] used in conjunction with the Zilog Z8010 Memory Management Unit [18]. The actual implementation of process management for the SASS was conducted on the Advanced Micro Computers Am96/4116 MonoBoard Computer [19] featuring the AmZ8002 sixteen bit non-segmented microprocessor. Segmentation nardware was simulated by a software Memory Management Unit Image.

This implementation was effected specifically to support the Secure Archival Storage System (SASS) [21]. However, the implementation is based on a family of Operating Systems [1] designed with a primary goal of providing multilevel information security. The loop free modular design utilized in this implementation easily facilitates any required

expansion or modification for other family members. In addition, this implementation fully supports a multiprocessor design. While the process management implementation appears to perform correctly, it has not been subjected to a formal test plan. Such a test plan should be developed and implemented before kernel verification is begun.

A. FOLLOW ON WORK

There are several possible areas in the SASS design that would be immediately suitable for continued research. In the area of nardware, this includes, the establishment of multiprocessor environment, hardware initialization, and interfacing to the host computers and secondary storage. Further in Kernel includes tne work tne actual implementation of the memory manager process, refinement of the Gate Keeper and Kernel intialization structures. The implementation of the Supervisor has not been addressed to date. Its areas of research include the implementation of the File Manager and Input/Cutput processes, and the final design and implementation of the SASS-Hosts protocols.

Other areas that could also prove interesting in relation to the SASS include the implementation of dynamic memory management, the support of multilevel nosts, dynamic process creation and deletion, and the provision of constructive work to be performed by the Idle process.

APPENDIX A - EVENT MANAGER LISTINGS

```
Z8000ASM 2.02
LOC
     OBJ CODE
                      STMT SOURCE STATEMENT
         SIISTON STTY
         EVENT MGR
                           MODULE
         CONSTANT
           TRIE
                                      := 1
           FALSE
                                     := 0
           READ_ACCESS
                                     := 1
           WRITE_ACCESS
                                    := &
           SUCCEEDED
                                    := 2
           SEGMENT_NOT_KNOWN := 28
ACCESS_CLASS_NOT_EO := 33
ACCESS_CLASS_NOT_GE := 41
KST_SEG_NO := 2
           NR_OF_KSEGS
                                    := 10
:= 54
           MAX_NO_KST_ENTRIES
           NOT_KNOWN
                                     := %FF
         TADE
           H_ARRAY ARRAY[3 WORD]
           KST REC RECORD
            MM HANDLE
                          H ARRAY
                            WORD
             ACCESS MODE BYTE IN CORE BYTE
              CLASS
                            LONG
             M_SEG_NO SHORT_INTEGER
ENTPY_NUMBER SHORT_INTEGER
         EXTERNAL
           MM_TICKET
MM_READ_EVENTCOUNT
                                     PROCEDURE
                                     PROCEDURE
           TCTADVANCE
                                    PROCEDURE
           TC AWAIT
                                    PROCEDURE
           PROCESS_CLASS PROCEDURE
                           PROCEDURE
           CLASS_EC
           CLASS GE
                                     PROCEDURE
```

ITC_GET_SEG_PTR

PROCEDURE

INTERNAL

SSECTION EM KST DCL ! NOTE: THIS SECTION IS AN "OVERLAY" OR "FRAME" USED TO DEFINE THE FORMAT OF THE KST. NO STORAGE IS ASSIGNED BUT RATHER THE KST IS STORED IN A SEPARATELY OFTAINED AREA. (A SEGMENT SET ASIDE FOR IT)!

SABS 0

0000 KST ARRAY[MAX_NO_KST_ENTPLES KST_REC]

GIOBAL SSECTION EM_GLB_PROC

| 0000 | READ PROCEDURE |
|------------------------|--|
| | · ****************** |
| | * READS SPECIFIED EVENTCOUNT * |
| | * AND RETURNS IT'S VALUE TO * |
| | * THE CALLER * |
| | ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ |
| | * PARAMETERS: * |
| | MI. DEGUERT W |
| | * R2: INSTANCE * |
| | * RETURNS: * |
| | * RØ: SUCCESS CODE * |
| ` | * RR4: EVENTCOUNT * |
| | ******* |
| | |
| | ENTRY |
| | ! SAVE INSTANCE ! |
| 6666 33 F 2 | PUSH QR15, R2 |
| | E "BRAN" ACCHEC BROUTBRD I |
| 4889 9189 | ! "PEAD" ACCESS REQUIRED ! |
| 0002 2102 0004 0001 | LD R2, #READ_ACCESS |
| KKK# KKKI | ! GET SEG HANDLE & VERIFY ACCESS ! |
| 0206 5F40 | CALL CONVERT AND VERIET 181:SEG # |
| 6668 6666, | ORDE COMPEREZ MAD PER III . RICEDE # |
| | R2:REQ. ACCESS |
| | RETURNS: |
| | RV:SUCCESS CODE |
| | R1:HANDIE PTR! |
| OUGA OBOO | CP RØ, #SUCCHEDED |
| 000C 0002 | |
| | IF EQ !ACCESS PERMITTED! |
| 000E SEUE | THEN !READ EVENTCOUNT! |
| 0010 001C' | !RESTORF INSTANCE! |
| 4412 OFF2 | POP R2, GR15 |
| 0012 97F2 0014 5F00 | CALL MM_READ_EVENTCOUNT !R1:HPTR |
| 4416 8488* | CALL (W)_READ_EVENTOUSWI : RI: WII. |
| | R2:INSTANCE |
| | RETURNS: |
| | RØ:SUCCESS CODE |
| | RR4:EVENTCOUNT! |
| 0018 5E08 | ELSE !RESTORE SP! |
| OULA OCIE | |
| ek1c 97F2 | POP R2. GR15 |
| 601 B 0860 | FI |
| 001E 9E08 | RET |
| 4420 | END READ |

```
6626
           TICKET
                                PROCEDURE
          | ************
           * RETURNS CURRENT VALUE OF
           * TICKET TO CALLER AND INCRE- *
           * MENTS SEQUENCER FOR NEXT
           * TICKET OPERATION
           ************
           * PARAMETERS:
            R1: SEGMENT #
           *****************
           * RETURNS:
             RØ: SUCCESS CODE
                                       7,5
           * RR4: TICKET VALUE
           ***********
           ENTRY
            ! GET SEG HANDLE & VERIFY ACCESS !
              WRITE" ACCESS REQUIRED !
0020 2102
            LD
                 R2, #WRITE_ACCESS
0875 REES
            CAIL CONVERT_AND_VERIFY !R1:SEG #
0024 5F00
0026 00001
                                    R2:ACCESS REC
                                    RETURNS:
                                    RU:SUCCESS CODE
                                    R1: HANGLE PTR!
2028 6B66
            CP
                 Re. #SUCCEEDED
002A 0002
            IF EO !ACCESS PERMITTED!
222C 5E2E
             THEN ! GET TICKET !
002E 0038
              CALL MM TICKET !R1:HANDLE PTR
0030 5F00
0032 0000*
                              RETURNS:
                              RR4:TICKET!
              ! RSTORE SUCCESS CODE !
2634 2168
                 Re. #SUCCEEDED
2036 0002
            FΙ
0038 9E08
           RET
           END TICKET
CK3A
```

```
003A
                               PROCEDURE
           AWAIT
          * CURRENT EVENTCOUNT VALUE IS *
           * COMPARED TO USER SPECIFIED
           * VALUE. IF USER VALUE IS
           * GREATER THAN CURRENT EVENT- *
           " COUNT VALUE THEN PROCESS IS "
              BLOCKED UNTIL THE DESIRED *
           * EVENT OCCURS.
           ***********
           * PARAMETERS:
             R1: SEGMENT #
              R2: INSTANCE (EVENT #)
              RR4: SPECIFIED VALUE
           ************
           * RETURNS:
           * Re: SUCCESS CODE
           ENTRY
            ! SAVE DESIRED EVENTCOUNT VALUE !
003A 91F4
            PUSHL 0R15, RR4
            ! SAVE INSTANCE !
003C 93F2
                  @R15, R2
            PUSH
                   ACCESS REQUIRED !
003E 2102
                  R2, #READ_ACCESS
6646 6661
            ! GET SEG HANDLE & VERIFY ACCESS !
                  CONVERT_AND_VERIFY !R1:SEG #
0042 5F00
            CAIL
4844 8866 '
                                     R2:ACCESS REQ
                                     RETURNS:
                                     RØ:SUCCESS CODE
                                     R1:HANDLE PTR!
0046 UBUU
            CP
                  RØ. #SUCCEEDED
0048 0002
            IF EQ ! ACCESS PERMITTED !
            THEN ! AWAIT EVENT OCCURRENCE !
004A 5E0E
004C 005A
              ! RESTORE INSTANCE !
004E 97F2
              POP R2. 0R15
              ! RESTORE SPECIFIED VALUE !
0050 95F4
              PUPL RR4, GR15
0052 5F00
              CALL TC AWAIT !R1:HANDLE PTP
0054 0000*
                            R2: INSTANCE
                            RR4: VALUE
                            RETURNS:
                            RØ:SUCCESS CODE!
```

```
      $\text{V056}$
      5E08
      ELSE !RESTORE STACK!

      $\text{V058}$
      905E
      POPL RR4, GR15

      $\text{V05C}$
      97F2
      POP R2, GR15

      $\text{FI}$
      $\text{V05E}$
      9E08
      RET

      $\text{V060}$
      END AWAIT
```

2

The second of th

```
ADVANCE
0060
          * SIGNALS THE OCCURRENCE OF
           * SOME EVENT. EVENTCOUNT IS
           * INCREMENTED AND THE TRAFFIC *
           * CONTROLLER IS INVOKED TO
           * AWAKEN ANY PROCESS AWAITING *
           * THE OCCURRENCE.
           ***********
           * PARAMETERS:
             R1: SEGMENT #
            R2: INSTANCE (EVENT #)
           **********
           * RETURNS:
           * RØ: SUCCESS CODE
           ***********
           ENTRY
            ! SAVE INSTANCE !
            PUSH GR15, R2
0060 93F2
            ! GET SEG HANDLE & VERIFY ACCESS !
               WRITE" ACCESS REQUIRED !
                  R2, #WRITE_ACCESS
            LD
0062 2102
0064 0000
            CALL CONVERT_AND_VERIFY !R1:SEG #
4666 5FR0
2068 0000'
                                     R2:ACCESS REC
                                     RETURNS:
                                     RE:SUCCESS CODE
                                     R1:HANDLE PTR!
                  RØ. #SUCCEEDED
006A 0B00
            CP
286C 2802
            IF EQ ! ACCESS PERMITTED !
             THEN ! ADVANCED EVENTCOUNT !
006E 5E0E
8878 887C'
              ! RESTORE INSTANCE !
              POP
                  R2. @R15
0072 97F2
              CALL TC ADVANCE !R1:HANDLE PTR
0674 PER
0076 0000*
                               R2: INSTANCE
                               RETURNS:
                               RE:SUCCESS CODE!
              ELSE !RESTORE STACK!
 0078 5E08
 007A 007E'
                    R2. @R15
 887C 97F2
              POP
             FΙ
 007E 9E08
            RET
            END ADVANCE
 8686
```

PROCEDURE

INTERNAL SSECTION EM_INT_PROC

| 0KK6 | | CCNVERT AND VERIFY PROCECUR | <u> </u> |
|-------------|--------|---|--------------|
| | | | |
| | | * CONVERTS SEGMENT NUMBER TO KST INDEX * AND EXTPACTS SEGMENT'S HANDLE FROM | |
| | | | * |
| | | * CLASS OF SUBJECT IS CHECKED AGAINST | |
| | | | * |
| | | | XX. |
| | | ************* | nt. |
| | | * PARAMETERS: | * |
| | | * R1: SEGMENT NUMBER | X. |
| | | * R2: ACCESS REQUESTED | * |
| | | ***************** | ik. |
| | | | * |
| | | *** | ¥ |
| | | Wat Hillians I Asiden | * |
| | | *********************** | ά Í |
| | | ENTRY | |
| | | ! SAVE REQUESTED ACCESS ! | |
| auaa | 93F2 | PUSH GR15, R2 | |
| ODDE | 3012 | ! GET SEGMENT HANDLE ! | |
| 0002 | 5F00 | CALL GET HANDLE !R1:SEG # | |
| | 00621 | | |
| | | RETURNS: | |
| | | RY:SUCCESS CODE | |
| | | R4:HANDLE PTR | |
| | | R5:CLASS PTR! | |
| 2886 | obee | CP Re. #SUCCEEDED | |
| 8000 | 0002 | | |
| | | IF EO! SEGMENT IS KNOWN! | |
| REEA | | THEN ! VERIFY ACCESS ! | |
| OOOC | 005E 1 | I CAMP WANDED C STAGE DOD I | |
| BACK TO | 91F4 | ! SAVE HANDLE & CLASS PTR ! | |
| CEEL | 3114 | PUSHL CR15, RR4 | |
| aula | 5FØØ | ! GET SUBJECT'S SAC ! CALL PROCESS CLASS !RETURNS: | |
| | CE 00* | CREE PROCESS_CERSS : RETURNS: | |
| LUIL | DEED. | RR2:PROC CLASS | , |
| | | ! RETRIEVE SEG CLASS POINTER ! | : |
| 2214 | 95FØ | POPL RRØ, GR15 | |
| | | ! GET SEGMENT'S CLASS ! | |
| 0016 | 1414 | LDL RR4. GR1 | |
| | | ! RETRIEVÉ REQUESTED ACCESS ! | |
| 0018 | 97F1 | POP P1, 0R15 | |
| | | ! SAVE HANDLE POINTER ! | |
| 601 V | 93FØ | PUSH GR15, Re | |
| | | ! CHECK ACCESS CLEARANCE ! | |

```
001C 0B01
                CP
                      R1, #WRITE ACCESS
201E 0000
                IF EQ ! WRITE ACCESS REQUESTED !
0020 SEØE
                THEN
8822 8848'
0024 5F00
                  CALL
                       CLASS EQ !RR2:PROCESS CLASS
0026 0000<del>*</del>
                                   RR4:SEGMENT CLASS
                                   RETURNS:
                                   R1: CONDITION CODE!
                  CP
0028 0B01
                        R1. #FALSE
222A 2220
                  IF EO !ACCESS NOT PERMITTED!
002C 5E0B
                   THEN
265E 6638,
0030 2100
                   LD
                        RØ. #ACCESS CLASS NOT EQ
0032 0021
0034 5E08
                   ELSE !ACCESS PERMITTED!
0036 003C'
0038 2100
                    LD
                       RØ. #SUCCEEDED
2031 6665
                  PΙ
003C 5E08
                 ELSE ! READ ACCESS REQUESTED !
003E 0058'
6646 2L66
                  CALL CLASS_GE !RR2:PROCESS CLASS
0042 0000*
                                   RR4:SEGMENT CLASS
                                   RETURNS:
                                   R1:CONDITION CODE!
                  CP
0044 0B01
                        R1. #FALSE
0046 0000
                  IF EC !ACCESS NOT PERMITTED!
0048 5E0E
                   THEN
004A 0054'
224C 2100
                    LD
                        RC. #ACCESS_CLASS_NOT_GE
004E 0029
0050 5E08
                   ELSE !ACCESS PERMITTED!
0052 0058 °
0054 2100
                    LD RØ. #SUCCEEDED
0056 0002
                  ΡI
                FΙ
                ! RETRIEVE HANDLE POINTER !
0058 97F1
                POP
                     R1, @R15
662Y 254 255
              ELSE
005C 0060′
                ! RESTORE STACK !
005E 97F2
               POP
                      R2. 0R15
             FI
0060 9E08
             RET
            END CONVERT_AND_VERIFY
0062
```

```
GET HANDLE
                                PROCEDURE
2662
                    *************
           # CONVERTS SEGMENT NUMBER TO
           * KST INDEX AND DETERMINES IF *
                              IF KNOWN *
           * SEGMENT IS KNOWN.
           * POINTER TO SEGMENT HANDLE
           * AND POINTER TO SEGMENT CLASS*
           * ARE RETURNED.
           ***************
             PARAMETERS:
             R1: SEGMENT NUMBER
           * RETURNS:
              RU: SUCCESS CODE
              R4: HANDLE POINTER
              R5: CLASS POINTER
            ENTRY
            ! CONVERT SEGMENT # TO KST INDEX # !
                  R1, #NR_OF_KSEGS
            SUB
0062 0301
2064 000A
             ! VERIFY KST INDEX !
                  RØ, #SUCCEEDED
             LD
0066 2100
0068 0002
                  R1. #6
             CP
006A 0B01
006C 0000
             IF LE !INDEX NEGATIVE!
              THEN
026E 5E0A
0070 007A'
                    RU, #SEGMENT_NOT_KNOWN
               LD
0072 2100
2274 Ø21C
              ELSE ! INDEX POSITIVE!
0076 SE08
0078 0086
                    R1. #MAX_NO_KST_ENTRIES
               CP
007A 0B01
 007C 0036
               IF GT ! EXCEEDS MAXIMUM INDEX!
                     !INVALID INDEX!
                THEN
 207E 5E02
 0080 0086
                      RØ, #SEGMENT_NOT_KNOWN
                 LD
 0082 2100
 0084 001C
               FI
             FI
                   RØ, #SUCCEEDED
             CP
 0086 0B00
 0088 0002
                   INDEX VALIDI
             IF EQ
              THEN
 008A 5ECE
 008C 00BE'
               ! SAVE KST INDEX !
               PUSH QR15. R1
 CUBE 93F1
               ! GET KST ADDRESS !
```

```
0090 2101
               LD
                      R1, #KST SEG NO
6092 6665
0094 5F00
               CALL
                      ITC_GET_SEG_PTR !R1:KST_SEG NO
0096 0000
                                       RETURNS:
                                       RU: KST ADDR!
               ! RETRIEVE KST INDEX # !
0098 97F3
               POP
                     R3, @R15
               ! CONVERT KST INDEX # TO KST OFFSET !
009A 1902
               MULT RR2, #SIZEOF KST REC
009C 0010
               ! COMPUTE KST ENTRY ADDRESS !
009E 8103
               ADD
                      R3. RØ
               ! SEE IF SEGMENT IS KNOWN !
00A0 4D31
               CP
                      KST.M SEG_NO(R3), #NOT KNOWN
00A2 000E
00A4 00FF
               IF EQ ISEGMENT NOT KNOWN!
00A6 SEGE
                THEN
00A8 00B2'
00AA 2100
                 LD
                      RØ, #SEGMENT NOT KNOWN
00AC 001C
                ELSE ISEGMENT KNOWN!
00AE 5E08
00B0 00BE'
00B2 2100
                 LD RØ. #SUCCEEDED
00B4 0002
                 ! GET HANDLE POINTER !
00B6 7634
                       R4. KST.MM_HANDLE(R3)
                 LDA
00B8 0000
                 ! GET CLASS POINTER !
                      R5. KST.CLASS(R3)
00BA 7635
                 LDA
00BC 000A
               FI
             FI
00BE 9E08
             RET
00C0
            END GET HANDLE
           END EVENT MGR
```

,

APPENDIX B - TRAFFIC CONTROLLER LISTINGS

```
Z8000ASM 2.02
LOC
       OBJ CODE
                   STMT SOURCE STATEMENT
        SLISTON STTY
        TC MODULE
         CONSTANT
         ! ****** SYSTEM PARAMETERS ****** !
                NR PROC
                                := 4
                VP_NR
                                := 2
                NR_CPT
                                := 2
                NRKST
                                := 54
         ! ****** SYSTEM CONSTANTS ******* !
               RUNNING
                           := 0
               READY
                            := 1
              BLOCKED
                            := 2
              IDLE_PROC
                           := %DDDD
              NIL
                            := %FFFF
              INVALID
                            := %EEEE
              KERNEL_STACK := 1
              USER_STACK := 3
              KST_SEG
KST_LIMIT
US ER_FCW
                            := 2
                            := 1
                           := %1866
              WRITE
                            := 0
              !INDICATES LOWEST SYSTEM
               SECURITY CLASS!
              SYSTEM LOW
                           ;= Ø
              STK_OFFSET
                           := %FF
              REMOVED
                          := %ABCD
              TRUE
                          := 1
              FALSE
                          := 0
             SUCCEEDED
                           := 2
       TYPE
        AP_PTR
                     WORD
        VP PTR
                     WORD
        ADDRESS
                    WORD
```

H_ARRAY

ARRAY[3 #ORD]

```
AP_TABLE RECORD
                         AP_PTR
WORD
        [NEXT_AP
        DER
        SAC
                         LONG
        PRI
                         INTEGER
        STATE
                         INTEGER
        AFFINITY
                         WORD
        VP ID
                         VP_PTR
        HANDLE
                         H ARRAY
        INSTANCE
                         WORD
        VALUE
                         LONG
        FILL_2
                         ARRAY[2 WORD]
RUN_ARRAY
                APRAY [VP NR
                              AP PTR
 RDYTARRAY
                ARRAY[NR_CPU AP_PTR]
ARRAY[NR_PROC AP_TABLE]
AP_DATA
                RECORD
   [NR VP
                ARRAY[NR CPU WORD]
    FIRST
                ARRAY[NR_CPU VP_PTR]
 KST REC
                RECORD
  [MM_HANDLE
                H_ARRAY
                WORD
   SIZE
   ACCESS
                BYTE
                BYTE
   IN CORE
   CLASS
                LONG
   M SEG NO
                SHORT_INTEGER
                SHORT_INTEGER
   ENTRY_NUM
EXTERNAL
   K FOCK
                         PROCEDURE
   KUNLOCK
                         PROCEDURE
   SET_PREEMPT
                         PROCEDURE
   SWAP_VDBR
                         PROCEDURE
                         PROCEDURE
   RUNNING_VP
                         PROCEDURE
   CREATE INT VEC
                         PROCEDURE
   LIST INSERT
                         PROCEDURE
   ALLOCATE_MMU
                         PROCEDURE
   MM_ALLOCATE
                         PROCEDURE
   UPDATE_MMU_IMAGE
                         PROCEDURE
   CREATE STACK
                         PROCEDURE
   MM ADVANCE
                         PROCEDURE
   MM_READ_EVENTCOUNT
                         PROCEDURE
   G_AST_LOCK
                         WORD
  PREEMPT_RET
                         LABEI
```

```
SSECTION TC_DATA
          INTERNAL
2000
                       RECORD
           APT
              LOCK
                                  WORD
                RUNNING_LIST
                                  RUN ARRAY
                                  RDY ARKAY
                READY_LIST
                BLOCKED_LIST
                                  AP PTR
                                  LONG
                FILL_3
                                  VP DATA
                VP.
                                  ARRAY[4 WORD]
                FILL
                AP
                                  AP_DATA
          !THESE VARIABLES ARE USED DURING TO
           INITIALIZATION TO SPECIFY AVAILABLE
           ENTRIES IN THE APT, AND ARE INITIAL-
IZED BY TC_INIT IN THIS IMPLEMENTATION!
          NEXT_VP
00A0
                       WORD
          APT_ENTRY WORD
eea2
         SSECTION TO LOCAL
         SABS Ø
         !NOTE: USED AS OVERLAY ONLY!
0000
          ARG LIST
                          RECORD
             [REG
                           ARRAY[13 WORD]
              IC
                           WORD
              CPU ID
                           WORD
              SACĪ
                           LONG
              PRI1
                           WORD
             USR_STK
                           WORD
              KERSTK
                           WORD
              KSTI
                           LONG
            ]
         SABS Ø
         !NOTE: USED AS STACK FRAME FOR
          STORAGE OF TEMPORARY VARIABLES
          FOR CREATE_PROCESS.!
                       RECORD
2222
          CREATE
             [APG_PTR
DBR_NUM
                         WORD
                         WORD
              LIMITS
                         WORD
             SEG_ADDR
N_S_P
                         ADDRESS
                         WORD
         SABS Ø
          HANDLE VAL
0000
                          RECORD
               [FIGE
                        LCNG
                TOM
                       WORD
```

```
!THE FOLLOWING DECLARATION IS UTILIZED AS A STACK FRAME FOR STORAGE OF
         TEMPORARY VARIABLES UTILIZED BY
          TC ADVANCE AND TC AWAIT.!
        SAPS &
0000
          TEMP
                    RECORD
            [HANDLE_PTR
                             WORD
             EVENT_NR
                             WORD
             EVENT_VAL ID_VP
                             LONG
                             WORD
             CPU NUM
                             WORD
             HANDLE HIGH
                            LONG
             HANDLE_LOW
                            WORD
        SSECTION TO KST DCL
          !NOTE: KST DECLARATION IS USED HERE
           TO SUPPORT KST INITIALIZATION FOR
           THIS DEMONSTRATION ONLY.
                                        THIS
           DECLARATION AND INITIALIZATION
           SHOULD EXIST AT THE SEGMENT MANAGER
           LEVEL AND THUS SHOULD BE REMOVED
           UPON IMPLEMENTATION OF SYSTEM
           INITIALIZATION.!
             SABS Ø
0000
              KST
                  ARRAY[NR_KST KST_REC]
```

```
SSECTION TC_INT_PROC
            TC GETWORK
0000
                                PROCEDURE
           * PROVIDES GENERAL MANAGE-
            * MENT OF USER PROCESSES BY *
            * EFFECTING PROCESS SCHEDU- *
            * LING ON VIRTUAL PROCESSORS*
            ************
            * PARAMETERS:
               R1: CURRENT VP ID
                                        *
              R3: LOGICAL CPU #
            ***********************************
            * LOCAL VARIABLES:
              R2: NEXT READY PROCESS
               R4: AP PTR
            *****************
            ENTRY
             ! FIND FIRST READY PROCESS !
0000 6132
                   R2, APT.READY LIST(R3)
0002 0006
            GET_READY_AP:
DO !WHILE NOT (END OF LIST OR READY)!
6004 0B62
                   R2, #NIL
0006 FFFF
0008 5E0E
              IF EQ INO READY PROCESS! THEN
000A 0010'
000C 5E08
               EXIT FROM GET READY AP
000E 0026
              FΙ
             CP
                   APT.AP.STATE(R2). #READY
0010 4D21
0012 002A
0014 0001
0016 5E0E
              IF EQ !PROCESS READY! THEN
0018 001E'
001A 5E08
               EXIT FROM GET READY_AP
001C 0026'
              FI
              ! GET NEXT AP FROM LIST !
001E 6124
              LD
                   R4. APT.AP.NEXT AP(R2)
0020 00201
6655 V145
              LD
                   R2, R4
2024 ESEF
             OD
0026 0B02
             CP
                  R2.#NIL
0028 FFFF
002A 5E0E
             IF EQ ! IF NO PROCESSES READY! THEN
002C 003C'
              ! LOAD IDLE PROCESS !
                   APT.RUNNING LIST(R1). #IDLE PROC
002E 4D15
              LD
0030 0002
ee32 DDDD
```

```
CALL IDLF
2034 5FCC
0036 0000*
             ELSE
0038 5E08
003A 0052'
              ! LOAD FIRST READY AP !
003C 6F12
              LD
                   APT.RUNNING_LIST(R1), R2
663E 0605,
                   APT.AP.STATE(R2), #RUNNING
0040 4D25
              LD
0042 002A'
ev44 eeee
0046 6F21
              LD
                   APT.AP.VP_ID(R2), R1
0048 002E'
224A 6121
              LD
                   R1, APT.AP.DBR(R2)
004C 0022'
004E 5F00
              CALL SWAP VDBR !(R1:DBR)!
0050 0000*
             FI
0052 9E08
             RET
           END TC_GETWORK
0054
```

a and the Patrick of

```
6624
         VIRTUAL_PREEMPT_HANDLER
                                    PROCEDURE
            **********
            * LOADS FIRST READY AP
            * IN RESPONSE TO PREEMPT
            * INTERRUPT
            **************
            ENTRY
             !** CALL WAIT_LOCK (APT .LOCK) **!
             ! RETURNS WHEN PROCESS HAS LOCKED APT **!
2054 7624
             LDA
                  R4. APT.LOCK
0056 00001
0058 5F00
             CALL K_LOCK
2624 5666*
             ! GET RUNNING VP ID !
005C 5F00
             CALL RUNNING VP !RETURNS:
225E 2224
                                R1:VP ID
                                R3:CPU #!
             ! GET AP !
Ø06Ø 6112
             LD
                    R2. APT.RUNNING_IIST(R1)
0062 0002°
             ! IF NOT AN IDLE PROCESS, SET IT TO READY !
0064 0B02
                    R2, #IDLE_PROC
0660 DDDD
0068 5E06
             IF NE ! NOT IDLE ! THEN
006A 00721
006C 4D25
             ID
                   APT.AP.STATE(R2), #READY
006E 002A'
0070 0001
             FΙ
             ! LOAD FIRST READY PROCESS !
0072 5F00
             CALL TC_GETWORK !R1:VP ID
0074 0000'
                              R3:CPU #!
            !NOTE: THIS IS THE INITIAL POINT OF
             EXECUTION FOR USER PROCESSES .!
            VIRT_PREEMPT_RETURN:
             !** CALL UNIOCK (APT .LOCK) **!
             !** RETURNS WHEN PROCESS HAS UNLOCKED APT **!
             ! ** AND ADVANCED ON THIS EVENT **!
0076 7604
            LDA
                  R4. APT.LOCK
0078 0000
007A 5F00
            CALL K UNLOCK
```

227C 2204*

! PERFORM A VIRTUAL INTERRUPT RETURN ! INOTE: THIS JUMP EFFECTS A VIRTUAL IRET INSTRUCTION.!
JP PREEMPT_RET

007E 5E08 0080 0000*

0082

END VIRTUAL_PREEMPT_HANDLER

```
GLOBAL
        SSECTION TC_GLB_PROC
0000
           TC INIT
                               PROCEDURE
           · *****************************
           * INITIALIZES APT HEADER
           * AND VIRTUAL INT VECTOR
           ***************
           * PARAMETERS:
              R1: CPU ID
              R2: NR VP
           ENTRY
            ! NOTE: THE NEXT FOUR VALUES ARE
              ONLY TO BE INITIALIZED CNCE. !
2000 4D05
                NEXT VP, #0
0002 00A0'
2024 0200
0006 4D05
            LD
                APT ENTRY. #0
0008 00A2
200A 0200
000C 4D05
            LD
                 APT.BLOCKED LIST, #NIL
000E 000A
eele ffff
0012 4D08
            CLR APT.LOCK
0014 0000
            NOTE: THE FOILOWING CODE IS INCLUDED
             ONLY FOR SIMULATION OF A MULTIPROCESSOR
             ENVIRONMENT.
                           THIS IS TO INSURE THAT THE
             READY LIST(S) AND VP DATA OF THE SIMULATED
             CPU(S) APE PROPERLY INITIALIZED.
             ACTUAL MUITIPROCESSOR ENVIRONMENT, THIS
             BLOCK OF CODE SHOULD BE REMOVED.
0016 2104
                  LD
                        R4, #0
6618 6666
                  DC
001A 0B04
                   CP
                         R4. #NR CPU*2
001C 0004
                   IF EQ !ALL LISTS INITIALIZED!
001E 5E0E
                    THEN EXIT
0020 0026°
0422 5E48
0024 0036
```

いっているできるとなると

FΙ

```
! INITIALIZE READY LISTS AS EMPTY ! LD APT.READY_LIST(R4), #NIL
                     LD
0026 4D45
0028 0006
002A FFFF
                      ! INITIALLY MARK ALL LOGICAL CPU'S
                        AS HAVING 1 VP. THIS IS NECESSARY
                        TO INSURE TO ADVANCE WILL FUNCTION PROPERLY, AS IT EXPECTS EVERY CPU
                        TO HAVE AT LEAST 1 VP. !
                            APT.VP.NR_VP(R4), #1
202C 4D45
                     LD
002E 0016
0030 0001
                            R4, #2
2032 A941
                     INC
                    OD
0034 E8F2
              ! END MULTIPROCESSOR SIMULATION CODE.
               ***************
                   APT. VP.NR_VP(R1), R2
0036 6F12
              LD
0038 0010°
003A 6103
003C 00A0
              LD
                   R3, NEXT_VP
003E 6F13
              LD
                   APT.VP.FIRST(R1), R3
2646 0614
             ! RECOMPUTE NEXT VP VALUE FOR TC
               INITIALIZATION OF NEXT LOGICAL
               CPU. !
6645 V152
              LD
                 R5, R2
0044 1904
              MULT RR4, #2
0046 0002
0048 8153
              ADD
                   R3, R5
                   NEXT_VP, R3
004A 6F03
              LD
004C 00A0
              ! INITIALIZE RUNNING LIST !
              LD
                   R3, APT. VP.FIRST (P1)
004E 6113
0050 0014
              DO
2052 4B22
               CP
                   R2, #0
0054 0000
               IF EQ THEN EXIT FI
0056 5E0E
0058 005E
005A 5E08
005C 006A
005E 4D35
                    APT.RUNNING_LIST(R3). #IDLE_PRCC
               LD
0060 0002
0062 DDDD
2264 A931
               INC
                    R3, #2
0066 AB20
                    R2, #1
               DEC
0068 E8F4
              αo
              LD
                   APT.READY_LIST(R1), #NIL
226A 4D15
006C 0006
006E FFFF
```

The second of th

| 0070 2101 | LD R1, #0 |
|------------|---------------------------------|
| 2272 EEEE | • |
| | ! ENTRY ADDRESS ! |
| 0074 7602 | LDA R2, VIRTUAL PREEMPT HANDLER |
| 0476 0454° | |
| 0078 5F00 | CALL CREATE_INT_VEC |
| 007A 0000* | ~ ~ |
| | !R1:VIRTUAL INTERRUPT # |
| | R2:INTERRUPT HANDLER ADDRESS! |
| 007C 9E08 | RET |
| ee7E | END TC_INIT |

```
CREATE PROCESS PROCEDURE
227E
            * CREATES USER PROCESS
            * DATABASES AND APT
            * ENTRIES
            ***************
            * PARAMETERS:
             R14: ARGUMENT PTR
            **************
            ENTRY
             !NOTE: THIS PROCEDURE IS A STUB TO ALLOW
              PROCESS INITIALIZATION FOR THIS
              DEMONSTRATION.!
             ! ESTABLISH STACK FRAME FOR LOCAL
               VARIABLES. !
007E 030F
             SUB
                 R15. #SIZEOF CREATE
A000 0800
             ! STORE INPUT ARGUMENT POINTER !
             LD
                  CREATE.ARG PTR(R15), R14
2282 6FFE
0084 0000
             ! LOCK APT !
6686 7664
             LDA
                   R4. APT.LOCK
0000 8800
             CALL K_LOCK
008A 5F00
268C 0666*
             ! RETURNS WHEN APT IS LOCKED !
             ! CREATE MMU ENTRY FOR PROCESS !
             CALL ALLOCATE_MMU !RETURNS:
228E 5F00
0090 0000*
                                  RØ: DBR #!
             ! GET NEXT AVAILABLE ENTRY IN APT !
             LD
                   R1, APT_ENTRY
0092 6101
0094 00AZ'
             ! COMPUTE APT OFFSET !
             LD
                   R2. #SIZEOF AP_TABLE
0096 2102
0098 0020
             ADD
009A 8112
                   R2. R1
             ! SAVE NEXT AVAILABLE APT ENTRY !
009C 6F02
                   APT_ENTRY, R2
663E 6642,
             ! CREATE APT ENTRY FOR PROCESS !
00A0 4D15
             LD
                   APT.AP.NEXT_AP(R1), #NIL
06V5 6656,
00A4 FFFF
00A6 6F10
             LD
                   APT.AP.DBR(R1), RØ
2230 8A99
             ! GET PROCESS CLASS !
             LDL
00AA 54E2
                   RR2, ARG_LIST.SAC1(P14)
ECAC CCIE
00AE 5D12
             LDL
                   APT.AP.SAC(R1), RR2
```

A SOLENATION OF

```
20B0 0024'
             ! GET PROCESS PRIORITY !
66B2 61E2
                    R2, ARG_LIST.PRI1(R14)
             LD
00B4 0022
00B6 6F12
             LD
                    APT.AP.PRI(R1), R2
2299 8499
             ! GET LOGICAL CPU # !
                    R2, AFG_LIST.CPU_ID(R14)
00BA 61E2
             LD
eebc ee1c
             LD
                    APT.AP.AFFINITY(R1), R2
00BE 6F12
00C0 002C'
             ITHREAD IN LIST AND MAKE READY!
00C2 7623
                    R3. APT.READY_LIST(R2)
             LDA
00C4 0006'
0006 7604
             LDA
                    R4. APT.AP.NEXT_AP
00C8 00Z0'
00CA 7605
             LDA
                    R5. APT.AP.PRI
66CC 6658
00CE 7606
             LDA
                    R6. APT.AP.STATE
00D0 002A
                    R7, #READY
CCD2 2107
             LD
00D4 0001
00D6 AD21
             ΕX
                    R1, R2
              ! SAVE DER # !
                    CREATE.DBR_NUM(R15), R0
00D8 6FF0
             LD
00DA 0002
eedc 5F00
                   LIST_INSERT
             CALL
00DE 0000*
                    !R2: OBJ ID
                     R3: LIST HEAD PTR
                     R4: NEXT OBJ PTR
                     R5: PRIORITY PTR
                     R6: STATE PTR
                     R7: STATE!
              ! UNLOCK APT !
00E0 7604
             LDA
                   R4. APT.LOCK
0000 2200°
00E4 5F00
             CALL
                   K_UNLOCK
00E6 0000*
              !CREATE USER STACK!
              ! RESTORE ARGUMENT POINTER !
             LD
                    R14. CREATE.ARG_PTR(R15)
20E8 61FE
00EA 0000
00EC 61E3
              LD
                    R3, ARG_LIST.USR_STK(R14)
00EE 0024
              ! SAVE LIMITS !
00F0 6FF3
              LD
                    CREATE.LIMITS(R15), R3
6612 6664
```

```
CALL MM_ALLOCATE !R3: # OF BLOCKS
00F4 5F00
00F6 0000*
                                  RETURNS:
                                 R2: START ADDR!
              !COMPUTE & SAVE NSP!
00F8 A128
              LD
                    R8, R2
              ! ESTABLISH INITIAL SP VALUE
               FOR USER STACK. !
00FA 0108
             ADD
                    R8. #STK OFFSET
eefc eeff
00FE 6FF8
             LD
                    CREATE.N_S_P(R15), R8
0100 0008
              ! RESTORE LIMITS !
                    R4, CREATE.LIMITS (R15)
             LD
0102 51F4
2104 2224
             DEC
                    R4
                        !SEG LIMITS!
0106 AB40
              ! RESTORE DBR !
             LD
                    RØ. CREATE.DER_NUM(R15)
@108 61F@
010A 0002
Ø10C 2101
             LD
                    R1. #USER STACK
010E 0003
             LD
                    R3. #WRITE !ATTRIBUTE!
0110 2103
0112 0000
6114 5F00
             CALL
                    UPDATE_MMU_IMAGE
0116 0000*
                    IRØ: DBR #
                     R1: SEGMENT #
                     R2: SEG ADDRESS
                     R3: SEG ATTRIBUTES
                     R4: SEG LIMITS!
              !CREATE KERNEL STACK!
              ! RESTORE ARGUMENT POINTER!
2118 61FE
             LD
                    R14. CREATE.ARG_PTR(R15)
011A 0000
Ø11C 61E3
             LD
                    R3, ARG_LIST.KER_STK(R14)
@11E @026
             CALL MM ALLOCATE !R3: # OF BLOCKS
0120 5F00
0122 0000*
                                 RETURNS
                                 R2: START ADDR!
              !MAKE MMU ENTRY!
              ! RESTORE DBR # !
0124 61F0
             LD
                   RØ, CREATE.DBR_NUM(R15)
0126 0002
0128 2101
             LD
                    R1. #KERNEL_STACK
012A 0001
             LD
Ø12C A134
                    R4. R3
             DEC
012E AB40
                    R4
e13e 21e3
             LD
                    R3, #WRITE
0132 0000
              ! SAVE START ADDRESS !
```

a de la la Maria

```
LD
                    CREATE.SEG ADDR(R15), R2
0134 6FF2
£136 £££6
0138 5F00
             CALL UPDATE_MMU_IMAGE
013A 0000*
                    1R0: DER #
                     R1: SEGMENT #
                     R2: SEG ADDRESS
                     R3: SEG ATTRIBUTES
                     R4: SEG LIMITS!
             !ESTABLISH ARGUMENTS!
             ! RESTORE ARGUMENT POINTER !
213C 61FE
             LD
                    R14, CREATE.ARG PTR(R15)
013E 0000
             ! RESTORE STACK ADDRESS !
0140 61F1
             LD
                    R1. CREATE.SEG_ADDR(R15)
0142 0006
6144 2163
             LD
                    R3, #USER_FCW
0146 1800
@148 61E4
             LD
                   R4, ARG LIST.IC(R14)
214A 021A
             ! RESTORE INITIAL NSP !
014C 61F5
                   R5, CREATE.N_S_P(R15)
             LD
214E 2228
0150 7606
                    R6. VIRT_PREEMPT_RETURN
             LDA
0152 0076
             SUB
0154 030F
                    R15. #8
0156 0008
Ø158 1CF9
             IDM
                   OR15, R3, #4
015A 0303
             ! LOAD ARGUMENT POINTER FOR
               CREATE STACK CALL !
215C A1F2
             LD
                    RE, R15
015E 93F1
             PUSH GR15, R1
                    R1, R14
0160 A1E1
             LD
             ! LOAD INITIAL REGISTER VALUES TO
               BE PASSED TO USER PROCESS AS
                INITIAL PARAMETERS. !
                   R2. ARG LIST.REG(R1), #13
@162 5C11
             LDM
0164 020C
0166 0000
0169 97F1
             POP
                    R1. QR15
016A 5F00
             CALL
                    CREATE STACK
016C 0000*
                    !RØ: ARGUMENT PTR
                     P1: TOP OF STACK
                     R2-R14: INITIAL
                      REG STATES!
             INOTE: THE ABOVE INITIAL REG STATES
              REPRESENT THE INITIAL PARAMETERS
               (VIZ.. REGISTER CONTENTS) THAT A
              USER PROCESS WILL RECEIVE UPON
```

```
INITIAL EXECUTION. !
216E 212F
             ADD R15, #8 !OVERLAY PARAMETERS!
0170 0008
             ! ALLOCATE KST !
2172 2123
             LD
                  R3, #KST_LIMIT
0174 0001
0176 5F00
             CALL MM_ALLOCATE !R3:# OF BLOCKS
0178 0000*
                                RETURNS
                                R2:START ADDR!
             ! RESTORE DBR !
017A 61F0
             LD
                  RE. CREATE.DER_NUM(R15)
Ø17C ØØØ2
             ! SAVE KST ADDRESS !
017E 6FF2
             II
                   CREATE.SEG_ADDR(R15). R2
0180 0006
             IMAKE MMU ENTRY FOR KST SEG!
0182 2101
             LD
                  R1, #KST_SEG
0184 0002
0186 2103
             LD
                   R3, #WRITE !ATTRIBUTE!
6188 6666
018A 2104
             LD
                   R4. #KST_LIMIT-1
018C 0000
e18E 5Fe0
             CALL UPDATE MMU IMAGE
0190 0000*
                   !RØ: DBR #
                    R1: SEGMENT #
                    R2: SEG ADDRESS
                    R3: SEG ATTRIBUTES
                    R4: SEG LIMITS!
             ! RESTORE KST ADDRESS !
0192 61F2
             LD
                R2. CREATE.SEG ADDR(R15)
0194 0006
             ! CREATE INITIAL KST STUB!
0196 5F00
             CALL CREATE_KST !R2:KST ADDR!
0198 01A0'
             ! REMOVE TEMPORARY VARIABLE
               STACK FRAME. !
219A 212F
             ADD R15, #SIZEOF CREATE
019C 000A
019E 9E08
             RET
CIAC
            END CREATE_PROCESS
```

```
01A0
            CREATE KST
                          PROCEDURE
           * CREATES KST STUB FOR *
            * PROCESS MANAGEMENT
            * DEMO. INSERTS ROOT
            * ENTRY IN KST. NOT
                                  ×
            * INTENDED TO BE FINAL *
            * PRODUCT.
            *******
            * PARAMETERS:
              R2: KST ADDRESS
            *******
            ENTRY
             !NOTE: THIS PROCEDURE IS A STUB USED
              FOR INITIALIZATION IN THIS IMPLEMENTATION
                    THE ACTUAL INITIALIZATION CODE
             FOR THE KST WILL RESIDE AT THE SEGMENT
             MANAGER LEVEL ONCE IMPLEMENTATION OF
              SYSTEM INITIALIZATION IS EFFECTED. !
             ! CREATE ROOT ENTRY IN KST !
01A0 1466
                  RR6. #-1 !ROOT HANDLE!
Ø1A2 FFFF
@1A4 FFFF
01A6 5D26
                  KST.MM_HANDLE(R2), RR6
            LDL
@1A8 Ø000
             ISET ROOT ENTRY # IN G AST !
                  KST.MM HANDLE[2] TR2), #0
01AA 4D25
            LD
01AC 0004
elae eeee
             ! SET ROOT CLASSIFICATION !
01B0 1406
            TDT
                  RR6. #SYSTEM LOW
61B2 6666
01B4 6000
Ø1B6 5D26
            LDL
                  KST.CLASS(R2). RR6
21B8 024A
             !SET MENTOR SEG #!
01BA 4C25
                  KST.M_SEG_NO(R2), #0
             LDB
CIBC CCCE
01BE 0000
             !INITIALIZE FREE KST ENTRIES
             FOR DEMO. NOT FULL KST!
01C0 2101
            LD
                  R1, #16
01C2 000A
             DO
             CP
01C4 0B01
                  R1. #0
Ø1C6 Ø000
0108 5E0E
             IF EC THEN EXIT FI
01CA 01D0'
Ø1CC 5EØ8
```

いから とうしょう 大きな 大きな かんかん かんしょう

```
TC ADVANCE
                                 PROCEDURE
01E0
          * EVENTCOUNT IS ADVANCED BY
           * INVOCATION OF MM ADVANCE.
           * PROCESSES THAT ARE AWAITING
           * THIS EVENT OCCURRENCE ARE
           * REMOVED FROM THE BLOCKED LIST*
           * AND MADE READY. THE READY
           * LISTS ARE THEN CHECKED TO

▼ INSURE PROPER SHEDULING IS

           * EFFECTED. IF NECESSARY VIR- *
           * TUAL PREEMPTS ARE SENT TO ALL*
           ₩ THOSE VP'S BOUND TO LOWER
           * PRIORITY PROCESSES.
           *************
           # PARAMETERS:
              R1: HANDLE POINTER
              R2: INSTANCE (EVENT #)
           *******
           * RETURNS:
             RØ: SUCCESS CODE
           *******************
           ENTRY
            ! ESTABLISH TEMPORARY VARIABLE
              STACK FRAME. !
                  R15. #SIZEOF TEMP
01E0 030F
            SUB
01E2 0012
            ! SAVE INPUT ARGUMENTS !
01E4 6FF1
            LD
                  TEMP.HANDLE_PTR(R15), R1
01E6 0000
Ø1E8 6FF2
            LD
                  TEMP. EVENT NR(R15), R2
01EA 0002
            ! LOCK APT !
01EC 7604
                R4. APT.LOCK
            LDA
@1EE @@@@
01F0 5F00
            CALL K_LOCK
21F2 0000*
            ! RETURNS WHEN APT IS LOCKED !
            ! ANNOUNCE EVENT OCCURRENCE BY
              INCREMENTING EVENTCOUNT IN G AST!
            CALL MM_ADVANCE !R1:HANDLE PTR
01F4 5F00
01F6 0000*
                             R2: INSTANCE
                             RETURNS:
                             RW:SUCCESS CODE
                             RR2:EVENTCOUNT!
                  22. #SUCCEEDED
e1F8 e8ee
            CP
01FA 0002
01FC 5E0E
            IF EO THEN
01FE 0372'
```

```
! SAVE EVENTCOUNT !
0200 5DF2
             LDL
                  TEMP.EVENT VAL(R15), RR2
0202 0004
             ! RESTORE INSTANCE !
0204 61F0
                   RØ, TEMP.EVENT_NR(R15)
0206 6602
             ! RESTORE HANDLE POINTER !
0208 61F1
                   R1. TEMP.HANDLE_PTR(R15)
020A 0000
             ! SAVE HANDLE !
020C 5414
             LDL
                   RR4, HANDLE_VAL.HIGH(R1)
020E 0000
2212 5DF4
             LDL
                    TEMP. HANDLE HIGH (R15), RR4
0212 000C
0214 6114
             LD
                   R4, HANDLE VAL.IOW(R1)
2216 Ø204
0218 6FF4
             LD
                    TEMP. HANDLE_LOW(R15), R4
Ø21A Ø01Ø
             ! AWAKEN ALL PROCESSES AWAITING
               THIS EVENT OCCURRENCE !
             ! GET FIRST BLOCKED PROCESS !
@21C 61@1
                   R1, APT.BLOCKED_LIST
021E 000A
0220 7606
             LDA
                   RO, APT. BLOCKED LIST
2222 220A
            WAKE_UP:
             DO
              ! DETERMINE IF AT END OF BLOCKED LIST !
                    R1, #NIL
0224 0B01
              CP
0226 FFFF
              IF EC ! NO MORE BLOCKED PROCESSES !
0228 5E0E
               THEN EXIT FROM WAKE UP
022A 0230'
222C 5E28
022E 02B4
              FΙ
              ! SAVE NEXT ITEM IN LIST !
              LD
                    R7. APT.AP.NEXT_AP(R1)
0230 6117
0232 00201
               ! DETERMINE IF PROCESS IS ASSOCIATED
                WITH CURRENT HANDLE!
0234 54F4
              LDL
                     RR4, TEMP. HANDLE HIGH(R15)
236 ELEC
0238 5014
              CPL
                     RR4. APT.AP. HANDIE(R1)
023A 0030'
              IF EC !HIGH HANDLE VALUE MATCHES!
023C 5E0E
              THEN
023E 02A2'
2240 61F4
              LD
                    R4, TEMP.HANDLE_IOW(R15)
0242 0010
0244 4B14
              CP
                    R4. APT.AP.HANDLE[2](R1)
```

```
0246 0034°
              IF EC ! HANDLE'S MATCH !
               THEN ! CHECK FOR INSTANCE MATCH !
0248 5E0E
024A 029C'
024C 61F0
                LD
                      Re, TEMP.EVENT NR(R15)
024E 0002
0250 4B10
                CP
                      RØ. APT.AP.INSTANCE(R1)
e252 ee36
                IF EC ! INSTANCE MATCHES !
0254 5E0E
                 THEN !DETERMINE IF THIS IS THE
0256 0296
                        OCCURRENCE THE PROCESS
                        WAITING FOR !
0258 54F2
                  LDL
                        RR2. TEMP.EVENT VAL(R15)
025A 0664
Ø25C 5012
                  CPL
                        RR2, APT.AP.VALUE(R1)
Ø25E ØØ38'
                  IF GE !AWAITED EVENT HAS OCCURRED!
0260 5E01
                   THEN ! AWAKEN PROCESS !
0262 0290'
                    ! REMOVE FROM BLOCKED LIST !
0264 2F67
                           @R6, R7
                     ! SAVE LOCAL VARIABLES !
0266 91F6
                    PUSHL OR15, RR6
                    ISET LIST THREADING ARGUMENTS!
Ø268 6112
                    LD - R2, APT.AP.AFFINITY(R1)
626Y 665C,
026C 7623
                           R3, APT.READY_IIST(R2)
                    LDA
026E 0006'
£27£ 7664
                    LDA
                           R4. APT.AP.NEXT AP
0272 0020'
0274 7605
                    LDA
                          P5, APT.AP.PRI
0276 00281
0278 7606
                    LDA
                          R6, APT.AP.STATE
027A 002A
027C 2107
                    LD
                           R7, #READY
027E 0001
0280 A112
                    LD
                           R2, R1
0282 5F00
                    CALL LIST INSERT
0284 0000*
                      !R2: OEJ ID
                      R3: LIST HEAD PTR
                       P4: NEXT OBJ PTR
                      R5: PRIORITY PTR
                       R6: STATE PTR
                       R7: STATE VALUE !
                     ! RESTORE LOCAL VARIABLES !
                    POPL RR6. @R15
2286 95F6
0288 210B
                    LD
                           R11. #REMOVED
028A ABCD
                   ELSE !PROCESS STILL BLOCKED!
028C 5E08
```

```
028E 0292'
0290 8DB8
                     CLR
                           R11
                  FI ! END VALUE CHECK !
0292 5E08
                 ELSE !PROCESS STILL BLOCKED!
0294 0298
Ø296 8DB8
                  CLR
                         R11
                FI ! END INSTANCE CHECK !
0298 5E08
               ELSE !PROCESS STILL BLUCKED!
029A 029E'
029C 8DB8
                CLR
                      R11
              FI ! END HANDLE CHECK !
              ELSE !PROCESS STILL BLOCKED!
029E 5E08
02A0 02A4'
02A2 8DB9
               CLR
                     R11
              FI ! END HIGH HANDLE CHECK !
              ! RESET AP POINTER REGISTERS !
                    R11, #REMOVED
02A4 0B0B
              CP
02A6 ABCD
              IF NE ! PROCESS IS STILL BLOCKED !
02A8 5E06
               THEN
02AA 02B0'
@2AC 7616
                LDA
                       R6, APT.AP.NEXT AP(R1)
02AE 0020'
              FΙ
02B0 A171
              LD
                     R1. R7
02B2 E8B8
             OD
             ! DETERMINE IF ANY VIRTUAL PREEMPT
                INTERRUPTS ARE REQUIRED !
0234 8D28
             CLR
                   R2
            PREEMPT_CHECK:
             DO
02B6 0B02
              CP
                    R2, #NR_CPU * 2
Ø2B8 ØØØ4
02BA 5ECE
              IF EC !ALL READY LISTS CHECKED! THEN
02BC 02C2'
02BE 5E08
               EXIT FROM PREEMPT CHECK
02C0 0366'
              FΙ
              ! CREATE PREEMPT VECTOR FOR VP'S !
02C2 8D18
              CLR
                    R1
              DO !FOR R1=1 TO NR VP'S!
               INC
02C4 A910
                     R1
0206 4B21
               CP
                     R1, APT.VP.NR VP(R2)
02C8 0010'
               IF GT ! PREEMPT VECTOR COMPLETED !
                THEN EXIT
02CA 5E02
02CC 02D2'
Ø2CE 5EØ8
02D0 02D8'
               FI
               PUSH @R15, #TRUE
02D2 0DF9
```

```
02D4 0001
02D6 EEF6
              OD
               ! # TO PREEMPT !
Ø2D8 8D38
                     R3
              CLR
              LD
                     R4. APT.VP.NR_VP(R2)
@2DA 5124
02DC 0010'
               ! # OF VP'S !
              ! GET FIRST READY PROCESS !
02DE 6121
              LD
                    R1. APT.READY LIST(R2)
02E0 0006'
              CHECK_RDY_LIST:
                ! SEE IF READY LIST IS EMPTY !
02E2 6B01
               CP
                      R1, #NIL
02E4 FFFF
                IF EO !LIST IS EMPTY!
02E6 5E0E
                THEN EXIT FROM CHECK RDY LIST
Ø2E8 Ø2EE'
02EA 5E08
02EC 0324
               FΙ
02EE 4D11
               CP
                      APT.AP.STATE(R1), #RUNNING
02F0 002A
02F2 0000
                IF EQ !PROCESS IS RUNNING!
                THEN !DON'T PREEMPT IT!
02F4 5E0E
02F6 030C
02F8 6115
                  LP
                        R5. APT.AP.VP ID(R1)
62FA 662E
                  !COMPUTE LOCATION IN PREEMPT VECTOP!
Ø2FC 4325
                        R5, APT.VP.FIRST(R2)
                  SUB
65LB 6614
0300 74F6
                  LDA
                        R6, R15(R5)
0302 0500
2304 @D65
                  LD
                        ORG. #FALSE
0306 0000
0308 5E08
                 ELSE ! PREEMPT IT !
230A 030E'
030C A930
                  INC
                        R3
                FΙ
232E AB42
                DEC
                      R4
0310 0B04
                CP
                      R4. #0
0312 0000
                      !ALL VP'S VERIFIED!
                IF EQ
0314 5E0E
                THEN
0316 031C'
                  EXIT FROM CHECK RDY LIST
6318 2E68
031A 0324'
               FI
                ! GET NEXT AP IN READY LIST !
Ø31C 611@
               LD
                      Re, APT.AP.NEXT AP(R1)
```

```
031E 00201
0320 A101
                LD
                      R1, RØ
              OD ! END CHECK RDY LIST!
0322 E9DF
               ! SET NECESSARY PREEMPTS
0324 6124
                     R4, APT.VP.NR_VP(R2)
               LD
2326 0K12'
0329 6121
               LD
                     R1. APT. VP.FIRST(R2)
032A 0014'
              SEND_PREEMPT:
               DO
032C 97F0
                POP
                      RØ, GR15
                ! CHECK TEMPLATE !
032E @P00
                CP
                      RC, #TRUE
0330 0001
                IF EQ ! CAN BE PREEMPTED!
0332 5E0E
                 THEN
0334 03501
0336 @B@3
                  CF
                        R3, #4
0338 0000
                  IF GT !PREEMPTS REQUIRED!
                   THEN !PREEMPT IT!
033A 5E02
033C 0350'
                    !SAVE ARGUMENTS!
033E 93F1
                    PUSH @R15. R1
0340 91F2
                    PUSHL OR15, RR2
                    PUSH @R15, R4
0342 93F4
0344 5F00
                    CALL
                         SET_PREEMPT
0346 0000*
                     !P1: VP ID!
                    ! RESTORE ARGUMENTS !
0348 97F4
                    POP
                          R4, CR15
034A 95F2
                    POPL
                          RR2, @R15
                    POP
034C 97F1
                          R1, @R15
034E AB30
                    DEC
                          R3
                  FΙ
                FI
0350 A911
                INC
                      R1, #2
Ø352 AB4Ø
                DEC
                      R4
2354 2B24
                CP
                      R4. #4
0356 0000
                IF EQ !STACK RESTORED!
                 THEN
0358 5E0E
035A 0360'
                  EXIT
035C 5E08
235E 2362'
                FΙ
0360 E8E5
               OD !END SEND_PREEMPT!
               ! CHECK NEXT READY LIST !
Ø362 A921
               INC
                     R2. #2
0364 E8A8
             OD ! END PREEMPT_CHECK!
```

A STATE OF THE PARTY OF

| | ! UNLOCK APT ! |
|-------------------------|--------------------------|
| 0366 7604 | LDA R4. APT.LOCK |
| 0368 0000° | |
| 036A 5F00 036C 0000* | CALL K_UNLOCK |
| | ! RESTORE SUCCESS CODE ! |
| 036E 2100 | ID Re, #SUCCEEDED |
| 0370 0002 | |
| | FI |
| | ! RESTORE STACK ! |
| 0372 010F | ADD R15, #SIZEOF TEMP |
| 0374 0012 | |
| 0376 9E08 | RET |
| €378 | END TC ADVANCE |

```
TC AWAIT PROCEDURE
#378
                                   PROCEDURE
            * CHECKS USER SPECIFIED VALUE
            * AGAINST CURRENT EVENTCOUNT
            * VALUE. IF USER VALUE IS LESS *
            * THAN OF EQUAL EVENTCOUNT THEN*
            * CONTROL IS RETURNED TO USER. *
            * ELSE USER IS BLOCKED UNTIL
            * EVENT OCCURRENCE.
            **********
            * PARAMETERS:
              R1: HANDLE POINTER
              R2: INSTANCE (EVENT #)
             RR4: SPECIFIED VALUE
            邓太太太太太太太太太太太太太太太太太太太太太太太太太太太太
            * RETURNS:
            # PØ: SUCCESS CODE
            ENTRY
             ! ESTABLISH STACK FRAME FOR
               TEMPORARY VARIABLES. !
2378 230F
                  R15, #SIZEOF TEMP
037A 0012
             ! SAVE INPUT PARAMETERS !
             LD
037C 6FF1
                   TEMP. HANDLE_PTR(R15). R1
037E 0000
0380 6FF2
             LD
                   TEMP. EVENT NR(R15), R2
0382 6605
0384 5DF4
                   TEMP. EVENT VAI(R15), RR4
             LDL
2386 2424
             ! LOCK APT !
0388 7604
             LDA
                  R4. APT.LOCK
438A 6666,
238C 5F00
             CALL
                 K_LOCK
038E 0000*
             ! RETURNS WHEN APT IS LOCKED !
             ! GET CURRENT EVENTCOUNT !
2390 5F00
             CALL MM_READ_EVENTCOUNT
0392 0000*
                   !R1:HANDLE POINTER
                    R2: INSTANCE
                   RETURNS:
                    RØ:SUCCESS CODE
                    RR4: EVENTCOUNT!
6394 0B66
             CP
                  Re. #SUCCEEDED
0396 0002
0398 5E0E
             IF EC THEN
639A 6446
             ! DETERMINE IF REQUESTED EVENT
               HAS OCCURRED !
```

```
039C 54F6
              LDL
                    RR6, TEMP.EVENT_VAL(R15)
 239E 2224
 03A0 9046
              CPL
                    RR6. RR4
              IF GT !EVENT HAS NOT OCCURRED!
 03A2 5E02
               THEN
                      ! LLOCK PROCESS!
03A4 0440'
                ! IDENTIFY PROCESS !
esa6 5Fee
                CALL RUNNING_VP !RETURNS:
4348 0000*
                                    R1:VP ID
                                    R3:CPU #!
                ! SAVE RETURN VARIABLES !
03AA 6FF1
                LD
                      TEMP.ID_VP(R15), R1
634C 6668
03AE 6FF3
                LD
                      TEMP.CPU_NUM(R15). R3
23B0 020A
@3B2 6118
                LD
                      Re. APT.RUNNING_LIST(R1)
03B4 0002'
                ! RESTORE REMAINING ARGUMENTS !
€3B6 61F2
                LD
                      R2, TEMP.EVENT_NR(R15)
03B8 0002
Ø3BA 61F1
                LD
                      R1, TEMP.HANDLE_PTR(R15)
esbc eeee
                ! SAVE EVENT DATA !
03BE 5414
                LDL
                      RR4, HANDLE VAL. HIGH(R1)
esce veev
03C2 5D84
                LDL
                      APT.AP.HANDLE(R8), RR4
03C4 0830'
2306 6114
                LD
                      R4. HANDLE_VAL.LOW(R1)
0308 0004
03CA 6F84
                LD
                      APT.AP.HANDLE[2](R8), R4
23CC 2234
03CE 6F82
                LD
                      APT.AP.INSTANCE(RE), R2
03D0 0036
63D2 54F6
                LDL
                      RR6. TEMP. EVENT_VAI(R15)
03D4 0064
03D6 5D86
               LDL
                      APT.AP. VALUE(R8), RR6
23D8 2238'
                ! REMOVE PROCESS FROM READY LIST !
Ø3DA 6181
               LD
                      R1, APT.AP.AFFINITY(RS)
eadc eesc'
03DE 6112
               LD
                      R2, APT.READY_LIST(R1)
03E0 0006'
                ! SEE IF PROCESS IS FIRST
                 ENTRY IN READY LIST !
03E2 8B82
                      R2, R8
               IF EQ !INSERT NEW READY LIST HEAD!
03E4 5E0E
                THEN
03E6 03F4'
63E8 6183
                 LD
                       R3. APT.AP.NEXT_AP(R8)
03EA 0020'
```

```
03EC 6F13,
03EE 0006,
                 LD
                        APT.READY_LIST(R1), R3
03F0 5E08
                 ELSE !DELETE FROM LIST BODY!
03F2 040E
                  DO
¥3F4 6123
                   ID
                         R3. APT.AP.NEXT_AP(R2)
23F6 0020'
23F8 EB83
                   CP
                         R3, R8
                   IF EC !FOUND ITEM IN LIST!
C3FA 5EØE
                   THEN
03FC 040A'
03FE 6183
                     LD
                           R3, APT.AP.NEXT AP(R6)
2400 0020'
0402 6F23
                     LD
                           APT.AP.NEXT_AP(R2), R3
6464 6656
0406 5E08
                     EXIT
0408 040E'
                   FΙ
                   LD
040A A132
                         R2, R3
040C E8F3
                  0 D
                FI
                !THREAD PROCESS IN FLOCKED LIST!
240E A182
                      R2. R8
                LD
                LDA
0410 7603
                      R3, APT.BLOCKED LIST
6412 666V,
0414 7604
                LDA
                      R4, APT.AP.NEXT AP
0416 00201
                LDA
                      R5. APT.AP.PRI
6418 7605
241A 0028
Ø410 7606
                LDA
                      R6. APT.AP.STATE
641E 0654'
0420 2107
                LD
                      R7. #BLOCKED
0422 0002
6424 5F00
                CALL LIST INSERT !R2:0BJ ID
0426 0000*
                                    R3:LIST HEAD PTR
                                    R4:NEXT OBJ FTR
                                    R5:PRIORITY PTR
                                    R6:STATE PTR
                                    R7:STATE !
                ! GET CURRENT VP ID !
2428 61F1
               LD
                      R1, TEMP.ID VP(R15)
642A 0008
                      R3. TEMP.CPU_NUM(R15)
P42C 61F3
                LD
242E 000A
                ! SCHEDULE FIRST READY PROCESS !
6436 5F00
                CALL
                      TC_GETWORK !R1:VP_ID
0432 0000'
                                    R3:CPU #!
                ! UNLOCK APT !
0434 7604
               LDA
                      R4. APT.LOCK
```

```
2436 0000'
                 CALL K_UNLOCK
0438 5F00
243A & & & & & *
                 ! RESTORE SUCCESS CODE ! LD F@. #SUCCEEDED
043C 2100
643E 8882
              FI
FI
               ! RESTORE STACK !
                    R15, #SIZEOF TEMP
0440 010F
               ADD
9442 6012
2444 9EC8
              RET
              END TC_AWAIT
0446
```

```
¥446
           PROCESS CLASS
                            PROCEDURE
          * READS SECURITY ACCESS
           * CLASS OF CURRENT PROCESS *
           * IN APT. CALLED BY SEG
           * MGR AND EVENT MGR
           ******************************
           * LOCAL VARIABLES:
             R1: VP ID
           * P5: PROCESS ID
           *******
           * RETURNS:
           * RR2: PROCESS SAC
           *************
           ENTRY
0446 7604
                 R4.APT.LOCK
            LDA
0448 0000'
            CALL K_LOCK
                        !R4: APT.LOCK!
244A 5F22
6440 8660*
044E 5F00
            CALL RUNNING_VP !RETURNS:
4450 0000*
                             R1:VP_ID
                             R3:CPU #!
0452 6115
           LD
                 R5, APT. RUNNING_LIST(R1)
6454 6662
Ø456 5452
            IDL
                 RR2, APT. AP. SAC(R5)
0458 0024
            ! UNLOCK APT !
045A 7604
           LDA
                RA. APT.LOCK
045C 0000'
845E 5F88
            CALL K_UNLOCK
0460 0000*
           RET
6462 9E68
464
           END PROCESS_CLASS
```

```
GET_DBR_NUMBER
          * OBTAINS DBR NUMBER FROM APT
           * FOR THE CURRENT PROCESS.
           * CALLED BY SEGMENT MANAGER
           ************
           * LOCAL VARIABLES:
            R1: VP ID
             R5: PROCESS ID
           *****************
           * RETURNS:
           ₩ R1: DBP NUMBER
           ************
           ENTRY
            !NOTE: DPR # IS ONLY VALID WHILE PROCESS
            IS LOADED. THIS IS NO PROPLEM IN SASS
             AS ALL PROCESSES REMAIN LOADED. IN A
            MORE GENERAL CASE, THE DER # COULD ONLY
            BE ASSUMED CORRECT WHILE THE APT IS ICCKED!
0464 7604
           LDA
                 R4, APT. LOCK
0466 0600'
           CALL K_LOCK !R4: APT.LOCK!
6468 2160
046A 0000*
           CALL
                RUNNING VP
                            !RETURNS:
046C 5F00
646E 6666*
                             R1:VP ID
                             R3:CPU #!
247£ 6115
           LD
                 R5.APT.RUNNING_LIST(R1)
0472 0002'
           LD
                 R1.APT.AP.DBR(R5)
V474 6151
6476 6622'
            ! UNLOCK APT !
                 R4. APT.LOCK
0478 7604
           LDA
247A 2022'
047C 5F00
            CALL K_UNLOCK
047E 0000*
6480 9E68
           RET
2482
           END GET_DBP_NUMBER
```

PROCECURE

END TC

2464

APPENDIX C - DISTRIBUTED MEMORY MANAGER LISTINGS

```
28000ASM 2.02
LOC
      OBJ CODE
                    STMT SOURCE STATEMENT
        SLISTON STTY
        DIST MM MODULE
        CONSTANT
        CREATE CODE
                              := 50
        DELETE CODE
                               := 51
        ACTIVATE CODE
                               := 52
        DEACTIVATE_CODE
                               := 53
        SWAP_IN_CODE
SWAP_OUT_CODE
                               := 54
                               := 55
        NR CPU
                               := 2
        NR KST ENTRY
                               := 54
        MAX_SEG_SIZE
MAX_DBR_NO
                              := 128
                               := 4
        KST_SEG_NO
                              := 2
        NR OF KSEGS
                              := 16
        BLOCK SIZE
                              := 8
        MEM AVAIL
                              := %F00
        G AST LIMIT
                              := 10
        INSTANCE1
                               := 1
                               := 2
        INSTANCE2
        INVALID_INSTANCE
                               := 95
        SUCCEEDED
                               := 2
      TYPE
                           ARRAY [3
        H_ARRAY
                                       WORDI
                           ARRAY [16 EYTE]
        COM MSG
        ADDRESS
                           WORD
        G_AST_REC
[UNIOTE_ID
                          RECORD
                         LONG
           GLOEAL ADDR
                          ADDRESS
           P_L_ASTE_NO
                          WORD
           FĪAG
                          WORD
           PAR ASTE
                          WORD
           NR ACTIVE
                          WORD
           NO ACT DEP
                          BYTE
           SIZE1
                          BYTE
           PG_TBL
                          ADDRESS
           ALĪAS TBL
                          ADDRESS
           SEQUENCER
                          LONG
           EVENT1
                          LONG
           EVENT2
                          LONG
```

MM_TP_ID WORD SEG_AFRAY ARRAY [MAX_SEG_SIZE BYTE] SSECTION D MM DATA GLOBAL MM CPT TBL ARRAY [NR CPU MM VP ID] 2000 SSECTION AVAIL MEM INTERNAL ! NOTE: MEM_POOL IS LOCATED IN CPU LOCAL MEMORY. ! ARRAY [MEM_AVAIL BYTE] 6666 MEM_POOL GLOBAL ! NOTE: NEXT_BLOCK IS USED IN THE MM_ALLOCATE STUB AS AN OFFSET POINTER INTO THE ELOCK OF ALLOCATABLE MEMORY. IT IS INITIALIZED IN BOOTSTRAP LOADER. ! NEXT PLOCK WORD KFER SSECTION MSG_FRAME_DCL INTERNAL !NOTE: THESE RECORDS ARE "OVERLAYS" OR "FRAMES" USED TO DEFINE MESSAGE FORMATS. NO MEMORY IS ALIOCATED! SABS Ø RECORD [CR_CODE CE_MM_HANDLE 2223 CREATE_MSG TROW H ARRAY CE ENTRY NO SHORT INTEGER CE_FILL EYTE CE SIZE WOPD CE CLASS LONG] SABS Ø 0000 DELETE MSG RECORD [DE CODE WORD DE MM HANDLE H ARRAY DE ENTRY NO SHORT INTEGER APRAY[7 BYTE] DE FILL SABS @ 0000 ACTIVATE MSG RECORD [ACT_CODE WORL A DBR NO WORL A_MM_HANDLE H ARRAY

A_ENTRY_NO A_SEGMENT_NO

A_FILL

SHORT_INTEGER SHORT_INTEGER

LONG]

```
SABS &
0000
         DEACTIVATE MSG
                               RECORD [DEACT CODE
                                                        WORD
                                       D_DER_NO
D_MM_HANDLE
                                                        WORD
                                                        H_ARRAY
                                       DFILL
                                                        APRAY[3 WORD]]
         SABS &
                             RECORD [S_IN_CODE
SI_MM_HANDLE
         SWAP_IN_MSG
0000
                                                        WORD
                                                        H ARRAY
                                       SI DER NO
                                                        WORD
                                       SI_ACCESS_AUTH BYTE
                                       SI FILL1
                                                        BALE
                                       SIFILL
                                                        ARRAY[2 WCRD]]
         SAES &
         SWAP_OUT_MSG
                              RECORD [S_OUT_CODE SO_DER_NO
0000
                                                        WORD
                                                        WORD
                                       SO_MM_HANDLE
                                                        H_ARRAY
                                       SO_FILL
                                                        ARRAY[3 WORD]]
         SABS &
                                RECORD [SUC CODE
0000
         RET_SUC_CODE
                                                           EYTE
                                       SC_FILL
                                                        ARRAY[15 BYTE!
         SABS &
                             RECORD [R_SUC_CODE
R_FILL
R_MM_HANDLE
R_CIASS
R_SIZE
R_FILL1
         R ACTIVATE ARG
                                                        BALE
6000
                                                        EYTE
                                                        H_ARRAY
LONG
                                                        WORD
                                                        WORL
         SABS @
CKEE
         MM HANDLE
                           RECORD
            [ID
                        LONG
             ENTRY NO WOPD
```

EXTERNAL

G_AST_LOCK WORD

G_AST ARRAY[G_AST_LIMIT G_AST_REC]

K_LOCK PROCEDURE

K_UNLOCK PROCEDURE

GET_CPU_NO PROCEDURE

SIGNAL

PROCEDURE

WAIT

PROCEDURE

GLOBAL SSECTION D_MM_PROC

```
PROCEDURE
0000
           MM CREATE ENTRY
          * INTERFACE BETWEEN SEG MGR
           * (CREATE SEG PROCEDURE) AND
           # MMGR PROCESS (CREATE ENTRY
           * PROCEDURE). ARRANGES AND
           * PERFORMS IPC.
           *****
           * REGISTER USE:
           * PARAMETERS
              RØ:SUCCESS_CODE (RET)
              R1: HPTR (INPUT)
              RZ:ENTRY NO (INPUT)
              R3:SIZE (INPUT)
              RR4:CLASS (INPUT)
           * LOCAL USE
              R6:MM HANDLE ARRAY ENTRY
              R8: COM_MSGEUF
              R13: COM MSGBUF
           *******
           ENTRY
            !USE STACK FOR MESSAGE!
2200 030F
            SUB
                  R15, #SIZEOF COM MSG
0002 0010
                           ! COM_MSGBUF !
2004 A1FD
            LD
                  R13.R15
            !FILL COM MSGBUF (LOAD MESSAGE). CREATE MSG
             FRAME IS BASED AT ADDRESS ZERO. IT IS
             OVERLAID ONTO COM MSGBUF FRAME BY INDEXING
             EACH ENTRY (I.E. ADDING TO EACH ENTRY) THE
             BASE ADDRESS OF COM MSGEUF!
                  CREATE_MSG.UR_CODE(R13),#CREATE_CODE
2006 4DD5
            LD
YEUB GEER
000A 0032
                             !INDEX TO MM HANDLE ENTRY!
            LD
                  R6,R1(#0)
000C 3116
ERRE CREC
            LD
                  CREATE MSG.CE_MM_HANDLE[0](R13),R6
0010 6FD6
4012 0002
ee14 3116
                  R6.R1(#2)
            LD
2016 6602
            LD
                  CREATE MSG.CE MM_HANDLE[1](R13),R6
0018 6FD6
221A 2224
                  R6,R1(#4)
001C 3116
001E 0094
                  CREATE_MSG.CE_MM_HANDLE[2](R13),R6
2426 GED6
            LD
9655 9669
                  CREATE MSG.CE ENTRY NO(R13).R2
            LD
2024 6FD2
```

```
0026 0008
CV28 5FD4
              TDT
                    CREATE_MSG.CE_CLASS(R13).RR4
0024 660C
                    CREATE_MSG.CE_SIZE(R13),R3
002C 6FD3
             LD
EEZE EEGA
0030 AlD8
              LD
                    R8,R13
                                 !Re: "COM_MSGBUF!
0032 5F00
                    PEPFORM_IPC
             CALL
2634 618C
              !RETRIEVE SUCCESS_CODE FROM RETURNED MESSAGE!
0036 8D08
             CLR
2638 96D8
                    RLW.RET_SUC_CODE.SUC_CODE(R13)
             LDB
0000 AE00
                    R15, #SIZEOF COM_MSG !RESTORE STACK STATE!
003C 010F
             ADD
263E 6616
              RET
0040 9E08
         END MM_CREATE_ENTRY
0042
```

```
6642
            MM DELETE ENTRY
                                   PROCEDURE
           * INTERFACE BETWEEN SEG MGR
            * (DELETE SEG PROCEDURE) AND
            * MMGR (DELETE ENTRY PROCEDURE).*
            # ARRANGES AND PERFORMS IPC.
            ***********
            * PEGISTER USE:
            * PARAMETERS
              RØ:SUCCESS CODE(RET)
               R1: HPTR (INPUT)
              R2:ENTRY_NO(INPUT)
            * LOCAL USE
               R6:MM HANDLE ARRAY ENTRY
               R8: COM MSGBUF
               R13: COM MSGBUF
            **************
            ENTRY
             !USE STACK FOR MESSAGE!
0042 030F
            SUB
                  R15.#SIZEOF COM MSG
2844 2818
                            ! COM_MSGBUF !
0046 A1FD
            LD
                  R13.R15
         IFILL COM MSGBUF (LOAD MESSAGE). DELLTE MSG FRAME
          IS BASED AT ADDRESS ZERO. IT IS OVERLAID ONTO
          COM MSGBUF FRAME BY INDEXING EACH ENTRY (I.E. ADD-
          ING TO EACH ENTRY) THE BASE ADDRESS OF COM MSGEUF!
4448 4DD5
                   DELETE_MSG.DE_CODE(R13).#DELETE_CODE
            LD
004A 6000
004C 0633
CC4E 3116
            LD
                   R6.R1(#0) !INDEX TO MM_HANDLE ENTRY!
0050 0000
0052 6FD6
            LD
                   DELETE MSG.DE MM HANDLE[0](R13).R6
0054 6865
0056 3116
            LD
                  R6.R1(#2)
0058 0002
KKSA 6FD6
            LD
                   DELETE_MSG.DE_MM_HANDLE[1](R13).R6
005C 0004
                  R6.P1(#4)
005E 3116
            LD
6666 6664
2062 6FD6
            LD
                   DELETE_MSG.DE_MM_HANDLE[2](R13),R6
2264 2226
2266 6FD2
            LD
                   DELETE_MSG.DE_ENTRY_NO(R13).R2
8000 9000
             LD
                   R8.R13
WEGA AIDS
                   PERFORM_IPC !RE: COM MSGEUF!
             CALL
evec 5fee
006E 018C
             !RETRIEVE SUCCESS_CODE FROM RETURNED MESSAGE!
2076 8D68
            CLR
0072 60D8
            LDB
                   RLØ, RET_SUC_CODE.SUC_CODE(R13)
0074 0000
2276 210F
             ADD
                   R15, #SIZEOF COM MSG
                                       !RESTORE STACK STATE!
0078 0010
             RET
007A 9E08
         END MM_DELETE_ENTRY
```

ある」なると、からからい

```
MM ACTIVATE PROCECURE
CE?C
                                     PROCECURE
            * INTERFACE BETWEEN SEG MGR
             (MAKE_KNOWN PROCEDURE) AND
            ₩ MMGR
                   (ACTIVATE PROCEDURE).
            # ARRANGES AND PERFORMS IPC.
            *******************************
            * REGISTER USE:
            ₹ PARAMETERS
               R1:DER NO(INPUT)
               R2:HPTR(INPUT)
               R3:ENTRY NO
               R4:SEGMENT NO
               R12:RET HANDLE PTR
            * LOCAL USE
               R8: COM_MSGEUF
               R13: COM MSGBUF
            * RETURNS:
                                             *
               Re:SUCCESS CODE
               RR2:CLASS
               R4:SIZE
            *** ********************
            ENTRY
             !USE STACK FOR MESSAGE!
EU7C U3EF
             SILB
                   R15, #SIZEOF COM_MSG
207E 2010
                             ! "COM MSGBUF !
0080 A1FD
                   R13,R15
             ! SAVE RETURN HANDLE POINTER !
2082 93FC
             PUSH @R15, R12
         IFILL COM MSGBUF (LOAD MESSAGE). ACTIVATE MSG FRAME
          IS EASED AT ADDRESS ZERO. IT IS OVERLAID ONTO
          COM MSGBUI FRAME BY INDEXING EACH ENTRY (I.E. ADD-
          ING TO EACH ENTRY) THE BASE ADDRESS OF COM MSGEUF!
KKE4 4DD5
             ID
                   ACTIVATE_MSG.ACT_CODE(R13),#ACTIVATE_CCDE
4686 9698
0068 0034
                   ACTIVATE_MSG.A_DER_NO(R13),R1
             LD
006A 6FD1
2080 6605
Ø08E 3126
                   R6.R2(#4)
             LD
2290 2220
0092 6FD6
             LD
                   ACTIVATE_MSG.A_MM_HANDLE[0](R13),R6
0094 0004
2296 3126
                   R6,R2(#2)
             LD
0098 2002
229A 6FD6
             LD
                   ACTIVATE_MSG.A_MM_HANDLE[1](R13),R6
063C 686
209E 3126
             LD
                   R6.R2(#4)
00A0 00U4
ECA2 6FD6
             LD
                   ACTIVATE_MSG.A_MM_HANDLE[2](R13),R6
```

```
EVA4 CCCE
20A6 GEDB
             LDB
                   ACTIVATE_MSG.A_ENTRY_NO(R13),RL3
A990 8A90
                    ACTIVATE_MSG.A_SEGMENT_NO(R13).RL4
EVAA GEDC
             LDB
UUAC UUUB
00AE A1D8
             LD
                    R8.P13
                   PERFORM_IPC !(RE: COM_MSGBUF!
EEBE 5FEE
             CALL
0032 618C.
             ! RESTORE RETURN HANDLE POINTER !
EKB4 97FC
             POP
                    R12, 0R15
             ! UPDATE MM_HANDLE ENTRY !
00B6 54D6
                    RR6, R_ACTIVATE_ARG.R_MM_HANDLE(R13)
             LPL
RRBS GRKS
                   MM HANDLE.ID(R12), RR6
003A 5DC6
             LDL
LOBC LEND
             LD
                   R6.R ACTIVATE_ARG.R_MM_HANDLE[2](R13)
WEBE 61D6
4469 6669
00C2 6FC6
             ID
                    MM HANDLE. ENTRY NO(R12), R6
CKC4 KKK4
             !RETRIEVE OTHER RETURN ARGUMENTS!
00C6 8D08
             CLD
WWC8 6WD8
             IDB
                    RLZ, R_ACTIVATE_ARG.R_SUC_CODE(R13)
COCA GEGG
00CC 54D2
             LDL
                   RR2, R ACTIVATE ARG.R_CLASS(R13)
CCCE CCC8
             LD
                   R4, R_ACTIVATE_ARG.R_SIZE(P13)
00D0 61D4
00D2 000C
                    R15, #SIZEOF COM_MSG !RESTORE STACK STATE!
             ADD
2KD4 K16F
UUD6 UU10
00D8 9E08
         END MM_ACTIVATE
REDA
```

```
eeda
            MM DEACTIVATE
                                     PROCEDURE
            · *******************************
            * INTERFACE BETWEEN SEG MGR
             * (TERMINATE PROCEDURE) AND
            * MMGR (DEACTIVATE PROCEDURE).
            " ARRANGES AND PERFORMS IPC.
            ************
            * REGISTER USE:
            * PARAMETERS
               RØ:SUCCESS_CODE(RET)
                                             ×
               R1:DBR NO(INPUT)
               R2:HPTR(INPUT)
            * LOCAL USE
               R6:MM_HANDLE ARRAY ENTRY
               RE: COM MSGEUF
               R13: COM MSGBUF
            ENTRY
             !USE STACK FOR MESSAGE!
20DA 030F
             SUB
                   R15, #SIZEOF COM_MSG
00DC 0010
EEDE A1FD
             LD
                   R13,R15
                              ! COM_MSGBUF !
         !FILL COM MSGBUF (LOAD MESSAGE). DEACTIVATE MSG FRAME
          IS BASED AT ADDRESS ZERO. IT IS OVERLAID ONTO
          COM MSGBUF FRAME BY INDEXING EACH ENTRY (I.E. ADD-
          ING TO EACH ENTRY) THE BASE ADDRESS OF COM_MSGBUF!
EEEE 4DD5
             LD
                   DEACTIVATE_MSG.DEACT_CODE(R13).
0003 STOR
                                     #DEACTIVATE CODE
00E4 0035
22E6 6FD1
             LD
                   DEACTIVATE_MSG.D_DBR_NO(R13).R1
46E8 6665
00EA 3126
             LD
                   R6, P2(#0)
                              !INDEX TO MM_HANDLE ENTRY!
ECEC CCCO
WWEE 6FD6
             LD
                   DEACTIVATE_MSG.D_MM_HANDLE[0](R13),R6
00F0 00C4
EEFE 3126
             LD
                   R6.R2(#2)
COF4 0002
00F6 6FD6
             LD
                   DEACTIVATE MSG.D MM HANDLE[1](R13), R6
24F8 2226
CUFA 3126
                   R6,R2(#4)
             LD
00FC 0004
EEFE 6FD6
             LD
                   DEACTIVATE_MSG.D_MM_HANDLE[2](R13).R6
2166 6668
0102 A1DE
                   RE,R13
             LD
                   PERFORM_IPC !RE: COM_MSGEUF!
6104 5Fee
             CALL
4106 018C
```

から とうことをはない というしょう はいかい かいかいかい

!RETRIEVE SUCCESS_CODE FROM RETURNED MESSAGE!

| 0108 010A | | CIR LDB | RU RIU, RET_SUC_CODE.SUC_CODE(P13) |
|----------------------|------|---------------|---|
| 010C 010E 0110 | 012F | ADD | R15.#SIZEOF COM_MSG !RESTORE STACK STATE! |
| Ø112 Ø114 | | RET MM_DEA | ACTIVATE |

```
PROCEDURE
            MM SWAP IN
0114
           * INTERFACE BETWEEN SEG MGR (SM_*
            * SWAP IN PROCEDURE) AND MMGR
            * (SWAP_IN PROCEDURE). ARRANGES *
            * AND PERFORMS IPC.
            ******
            * REGISTER USE:
            * PARAMETERS
               RØ:SUCCESS_CODE(RET)
               R1:DBH_NO(INPUT)
              PZ:HPTR(INPUT)
                             (INPUT)
               R3:ACCESS
            ▼ LOCAL USE
               R6:MM HANDLE ARRAY ENTRY
               Re: COM MSGBUF
R13: COM MSGBUF
            **********
            ENTRY
             !USE STACK FOR MESSAGE!
                   R15, #SIZEOF COM_MSG
0114 030F
Ø116 ØP10
                   R13.R15
                             ! COM_MSGBUF !
2118 A1FD
             LD
         !FILL COM_MSGBUF (LOAD MESSAGE). SWAP_IN_MSG FRAME
          IS BASED AT ADDRESS ZERO. IT IS OVERLAID ONTO
          COM MSGBUF FRAME BY INDEXING EACH ENTRY (I.E. ADD-
          ING TO EACH ENTRY) THE BASE ADDRESS OF COM_MSGBUF!
                   SWAP_IN_MSG.S_IN_CODE(R13).#SWAP_IN_CODE
011A 4DD5
             LD
011C 0000
011E 0036
                             IINDEX TO MM HANDLE ENTRY!
                   R6.R2(#0)
             LD
0120 3126
0122 0000
                   SWAP_IN_MSG.SI_MM_HANDLE(@](R13).R6
             LD
0124 6FD6
0126 0002
                   R6.P2(#2)
             LD
@128 3126
012A 0002
                   SWAP_IN_MSG.SI_MM_HANDLE[1](R13),R6
             ID
012C 6FD6
012E 0004
             ID
                   R6.R2(#4)
£13£ 3126
2132 2004
                   SWAP_IN_MSG.SI_MM_HANDLE[2] (R13),R6
             LD
0134 6FD6
2136 2016
                   SWAP_IN_MSG.SI_DER_NO(R13).R1
             ID
0138 6FD1
Ø13A 0008
                   SWAP IN MSG.SI_ACCESS_AUTH(R13).RL3
             LDB
&13C 6FDB
 013E 000A
                    RE,R13
 2140 A1D8
              LD
                   PERFORM_IPC
                                IRE: COM_MSGBUF!
 2142 5F44
              CALL
 0144 019C
```

| | | ! QETR] | LEVE SUCCESS CODE FROM RETURNED MESSAGE! |
|-------------|------|----------|--|
| £146 | edge | CLR | 36 |
| Ø148 | 60D8 | LDB | RLO, RET_SUC_CODE.SUC_CODE(R13) |
| 014A | 6600 | | |
| 214C | @1eF | ADD | R15, #SIZEOF COM_MSG !RESTORE STACK STATE! |
| 014E | 6616 | | - |
| Ø150 | 9EØ8 | RET | |
| £152 | END | MM SWA | AP IN |

```
MM SWAP OUT PROCECURE
@152
            * INTERFACE BETWEEN SEG MGR (SM *
            * SWAP OUT PROCEDURE) AND MMGR
              (SWAP_OUT PROCEDURE). ARRANGES*
            * AND PERFORMS IPC.
            *****
            * REGISTER USE:
                                            *
             PARAMETERS
               RØ:SUCCESS_CODE(RET)
               R1:DBR NO(INPUT)
               R2:HPTR(INPUT)
            * LOCAL USE
               R6:MM HANDLE APRAY ENTRY
               R8: COM_MSGBUF
               R13: COM MSGBUF
            **********
            ENTRY
             !USE STACK FOR MESSAGE!
                   R15, #SIZEOF COM_MSG
0152 030F
             SUB
0154 6616
                             ! COM MSGBUF !
0156 A1FD
             LD
                   R13.R15
         IFILL COM_MSGBUF (LOAD MESSAGE). SWAP_OUT_MSG FRAME
          IS BASED AT ADDRESS ZERO. IT IS OVERLAID ONTO
          COM MSGBUF FRAME BY INDEXING EACH ENTRY (I.E. ADD-
          ING TO EACH ENTRY) THE BASE ADDRESS OF COM_MSGBUF!
                   SWAP_OUT_MSG.S_OUT_CODE(R13), #SWAP_OUT_CODE
             LD
Ø158 4DD5
015A 0000
615C 6637
             LD
                   R6.R2(#0)
                             INDEX TO MM_HANDLE ENTRY!
015E 3126
0160 0000
                   SWAP OUT MSG.SO_MM_HANDLE[0](R13),R6
             LD
6162 6FD6
0164 6004
                   R6,R2(#2)
             LD
Ø166 3126
0168 2662
                   SWAP OUT MSG.SO_MM_HANDLE[1](R13),R6
216A 6FD6
             LD
016C 0006
                   R6.R2(#4)
016E 3126
             LD
0170 0004
             LD
                   SWAP OUT MSG.SO_MM_HANDLE[2](R13),R6
Ø172 6FD6
2174 0208
                   SWAP OUT MSG.SO DER NO (R13), R1
             LD
0176 6FD1
0178 0002
                   R8.R13
017A A1D8
             LD
                   PERFORM_IPC !R8: COM_MSGEUF!
017C 5F00
             CALL
Ø17E Ø18C'
```

The second secon

```
PERFORM IPC PROCETURE
@18C
            * SERVICE ROUTINE TO ARRANGE AND
            * PERFORM IPC WITH THE MEM MGR PROC *
            *********************
            * REGISTER USE:
            * PARAMETERS
              R8: COM_MSG(INPUT)
            * LOCAL USE
                                                x
              R1.R2: WORK REGS
               R4: G AST LOCK
               R13: COM MSGBUF
            ENTRY
                   @R15,R13 ! COM MSGEUF!
Ø18C 93FD
             PUSH
                  GET CPU_NO !RET-R1:CPU_NO!
218E 5F22
             CALL
0190 0000*
Ø192 A112
             LD
                   R2.R1
                   R1,MM_CPU_TBL(R2) !MM_VP_ID!
             LD
£194 6121
0196 0000'
0198 7604
             LDA
                  R4.G_AST_LOCK
019A 0000*
019C 5F00
             CALL
                  K_rock
019E 0000*
                          !R1:MM_VP_ID.R8: COM_MSG BUF!
@1AØ 5F@@
             CALL
                  SIGNAL
01A2 0000*
             POP
01A4 97FD
                   R13,0R15
                           ! COM_MSGBUF!
21A6 A1D8
             \mathtt{L}\mathtt{D}
                   R8.R13
             PUSH
                  @R15,R13
01A8 93FD
                  WAIT !R8: COM MSGBUF!
01AA 5F00
             CALL
21AC 2222*
01AE 7504
             LDA
                  R4,G_AST_LOCK
01B0 0000*
                  K UNLOCK
@1B2 5F@@
             CALL
01B4 0000*
01B6 97FD
             POP
                   R13,0R15
61P8 3E68
             RET
         END PERFORM_IPC
Ø1BA
```

```
MM_ALLOCATE
                            PROCEDURE
Ø1BA
           i *******************
            * ALLOCATES BLOCKS OF CPU*
            * LOCAL MEMORY.
                            EACH
            * BLOCK CONTAINS 256
            * BYTES OF MEMORY.
            *******
            * PARAMETERS:
              R3: # OF BLOCKS
            * RETURNS:
               R2: STARTING ADDR
            * LUCAL:
               R4: BLOCK POINTER
            **********
            ENTRY
             ! NOTE: THIS PROCEDURE IS ONLY A STUB
               OF THE ORIGINALLY DESIGNED MEMORY
                                     IT IS "SED
               ALLOCATING MECHANISM.
               BY THE PROCESS MANAGEMENT DEMUNSTRATION
               TO ALLOCATE CPU LOCAL MEMORY FOR ALL
               MEMORY ALLOCATION REQUIREMENTS. IN AN
               ACTUAL SASS ENVIRONMENT, THIS WOULD
               BE BETTER SERVED TO HAVE SEPARATE
               ALLOCATION PROCEDURES FOR KERNEL AND
               SUPERVISOR NEEDS. (E.G., KERNEL_ALLOCATE
               AND SUPERVISOR ALLOCATE). !
             ! COMPUTE SIZE OF MEMORY REQUESTED !
                    R3, #BLOCK_SIZE
018A B331
             SLL
01BC 0008
             ! COMPUTE OFFSET OF MEMORY THAT IS
               TO BE ALLOCATED !
                    R4. NEXT_BLOCK
                                   !OFFSET!
             LD
Ø1BE 6104
01CE @FE0'
                    R2, MEM_POOL(R4) !START ADDR!
@102 7642
             LDA
01C4 0000'
                    R4. R3 !UPDATE OFFSET!
£106 £134
             ADD
             ! UPDATE OFFSET IN SECTION OF AVAILABLE
               MEMORY TO INDICATE THAT CURRENTLY
               REQUESTED MEMORY IS NOW ALLOCATED !
                    NEXT BLOCK, R4 !SAVE OFFSET!
             LD
01C8 6F04
OICA OFOO'
01CC 9E08
             RET
             END MM_ALLOCATE
 01CE
```

```
PROCEDURE
21CE
           MM TICKET
           * RETURNS CURRENT VALUE OF
           * SEGMENT SECUENCER AND
            * INCREMENTS SEQUENCER VALUE*
           ▼ FOR NEXT TICKET OPERATION ▼
           水水水水水水水水水水水水水水水水水水水水水水水水水水水水
           * PARAMETERS:
           # R1: SEG HANDLE PTR
           * RETURNS:
             RR4: TICKET VALUE
           * LOCAL VARIABLES:
             RR6: SEQUENCER VALUE
              R8: G AST ENTRY #
            ******
            ! SAVE HANDLE PTR !
Ø1CE 93F1
            PUSH
                   @R15, R1
            ! LOCK G_AST !
01D0 7604
            LDA
                  R4, G_AST_LOCK
01D2 0000*
            CALL K_LOCK
@1D4 5F@@
01D6 0000*
            ! RESTORE HANDLE PTR !
@1D8 97F1
            POP
                  R1, @R15
            ! GET G AST ENTRY #!
01DA 6118
            LD
                  RE, MM_HANDLE.ENTRY_NO(R1)
@1DC @@@4
            ! GET TICKET VALUE !
Ø1DE 5486
            LDL
                  RR6, G_AST.SEQUENCER(R8)
21E2 0014*
             ! SET RETURN REGISTER VALUE !
Ø1E2 9464
            LDL
                  RR4, RR6
            !ADVANCE SEQUENCER FOR NEXT
             TICKET OPERATION!
01E4 1606
            ADDL RR6, #1
01E6 0000
01E8 0001
            ! SAVE NEW SEQUENCER VALUE IN G_AST !
@1EA 5D86
                  G_AST.SEQUENCER(R8), RR6
            IDL
01EC 0014*
            ! UNLOCK G AST !
            ! SAVE RETÜRN VALUES !
01EE 91F4
            PUSHL CR15, RR4
01FØ 76Ø4
                  R4. G_AST_LOCK
            LDA
01F2 0000*
01F4 5F00
            CALL K_UNLOCK
01F6 0000*
            ! RETRIEVE RETURN VALUES !
01F8 95F4
            POPL RR4. GR15
01FA 9E08
            RET
@1FC
           END MM_TICKET
```

```
01FC
           MM READ EVENTCOUNT
                               PROCEDURE
          * READS CURRENT VALUE OF THE
           * EVENTCOUNT SPECIFIED BY THE *
           * USER.
           ************
           * PARAMETERS:
             R1: SLG HANDLE PTR
             R2: INSTANCE (EVENT #)
           ***********
           * RETURNS:
             RR4: EVENTCOUNT VALUE
           ***********
           * LOCAL VARIABLES:
           * RR6: SECUENCER VALUE
             R8: G_AST ENTRY #
           *************
           ENTRY
            ! SAVE INPUT PARAMETERS !
01FC 93F1
           PUSH
                 0R15. R1
01FE 93F2
           PUSH
                 @R15, R2
            ! LOCK G_AST !
0200 7604
                 R4, G_AST_LOCK
           LDA
0202 0000*
6204 5F06
           CALL K LOCK
0206 0000*
            ! RESTORE INPUT PARAMETERS !
0208 97F2
           POP
                 R2, CR15
020A 97F1
            POP
                 R1, CR15
            ! GET G AST ENTRY # !
020C 6118
                 RE. MM_HANDLE.ENTRY_NO(R1)
020E 0004
            ! READ EVENTCOUNT !
            ! CHECK WEICH EVENT # !
            IF R2
0210 0B02
             CASE #INSTANCE1 THEN
0212 6661
0214 5E0E
0216 0224'
0218 5484
             LDL
                   RR4. G_AST.EVENT1(R8)
021A 0018*
021C 2100
             LD
                   RØ. #SUCCEEDED
0218 0002
0220 5E08
            CASE #INSTANCES THEN
0222 023C'
0224 0E02
0226 0002
0228 5EØE
022A 0238'
022C 5484
             LDL
                   RR4, G_AST.EVENT2(RE)
```

on any other property of the second

```
022E 001C*
                      Re, #SUCCEEDED
0230 2100
               LD
0232 0002
              ELSE !INVALID INPUT!
0234 5E08
0236 023C'
0238 2100
                LD
                      RØ, #INVALID_INSTANCE
023A 005F
             FΙ
              ! NOTE: NO VALUE IS RETURNED IF
                USER SPECIFIED INVALID EVENT #!
              ! SAVE RETURN VALUES !
             PUSHL OR15, RR4
023C 91F4
              ! UNLOCK G_AST ! LDA R4. G_AST_LOCK
023E 7604
             LDA
2240 0000*
0242 5F00
             CALL K UNLOCK
0244 0000*
              ! RESTORE RETURN VALUES !
0246 95F4
             POPI RR4, GR15
0248 9E08
             RET
             END MM_READ_EVENTCOUNT
024A
```

```
024A
           MM ADVANCE
                                    PROCEDURE
          * DETERMINES G_AST OFFSET FROM
           * SEGMENT HANDLE AND INCREMENTS
           * THE INSTANCE(EVENT #) SPECIFIED *
           * BY THE CALLER.
                            THIS IN EFFECT
           * ANNOUNCES THE OCCURRENCE OF THE *
           * EVENT. THE NEW VALUE OF THE
           * EVENTCOUNT IS RETURNED TO THE
           * CALLER.
           ***********
           * PARAMETERS:
              P1: HANDLE POINTER
              R2: INSTANCE (EVENT #)
           ******************
           * RETURNS:
              RR2: NEW EVENTCOUNT VALUE
           加拉法法法法法法法法法法法法法法法法法法法法法法法法法法法法法法法
           ENTRY
            ! SAVE INPUT PARAMETERS !
024A 93F1
            PUSH
                 OR15, R1
024C 93F2
            PUSH
                 @R15, R2
            ! LOCK G AST !
224E 7604
            LDA
                  R4. G_AST_LOCK
0250 0000*
0252 5F00
            CALL K LOCK
0254 0000*
            ! RESTORE INPUT PARAMETERS !
            POP
0256 97F2
                  R2. 0R15
0258 97F1
            POP
                  R1, @R15
            ! GET G_AST OFFSET !
                  R4, MM HANDLE.ENTRY NO(R1)
025A 6114
025C 0004
            ! DETERMINE INSTANCE !
            IF R2
025E 0B02
             CASE #INSTANCE1 THEN
0260 0001
Ø262 5EØE
0264 027C
              LDL
                    RR2. G AST. EVENT1 (R4)
0266 5442
0268 0018*
              ADDL RR2, #1
026A 1602
026C 0000
026E 0001
              ! SAVE NEW EVENTCOUNT !
                   G AST.EVENT1(R4). RR2
0270 5D42
              LDL
0272 0018*
0274 210U
              LD
                    RC. #SUCCEEDED
0276 0002
0278 5E08
             CASE #INSTANCE2 THEN
```

```
027A 029E'
027C 0B02
027E 0002
0280 5E0E
0282 029A
                     RR2, G_AST.EVENT2(R4)
               LDL
0284 5442
0286 001C*
               ADDL
                     RR2, #1
6288 1662
028A 0000
028C 0001
                ! SAVE NEW EVENTCOUNT !
                     G_AST.EVENT2(R4), RR2
               LDL
028E 5D42
0290 001C*
                      Re. #SUCCEEDED
               LD
0292 2100
0294 0002
                     IINVALID INPUT!
              ELSE
0296 5E08
658 658E
                      RØ, #INVALID_INSTANCE
                LD
029A 2100
Ø29C Ø05F
              ! NOTE: AN INVALID INSTANCE VALUE
                WILL NOT AFFECT EVENT DATA !
              ! UNLOCK G_AST !
                    R4, G_AST_LOCK
              LDA
029E 7604
02AU 0000*
              CALL K_UNLOCK
02A2 5F00
02A4 0000*
02A6 9E08
              PET
             END MM_ADVANCE
Ø2A8
            END DIST_MM
```

APPENDIX D - GATE KEEPER LISTINGS

```
28000ASM 2.02
LOC
       OBJ CODE
                     STMT SOURCE STATEMENT
         KERNEL_GATE_KEEPER
                                   MODULE
         SLISTON STTY
         CONSTANT
           ADVANCE CALL
                                    := 1
           AWAIT CALL
           CREATE_SEG_CALL
                                    := 3
           DELETE_SEG_CALL
           MAKE KNOWN CALL
                                    := 5
           READ CALL
                                    := 7
           SM_SWAP_IN_CALL
           SM SWAP OUT CALL
TERMINATE CALL
                                   :≈ 8
                                   := 9
           TICKET CALL WRITE CALL
                                   := 10
                                    := 11
           WRITEIN CALL
                                    := 12
           CRLF_CALL
                                    := 13
           WRITE
                                    := %@FC8 !PRINT CHAR!
           WRITELN
                                    := %UFCU !PRINT MSG!
           CRIF
                                    := %EFD4 !CAR RET/LINE FEED!
           MONITOR
                                    := %A902
           REGISTER_BLOCK
                                    := 32
           TRAP CODE UFFSET
                                    := 36
           INTALID KERNEL ENTRY
                                   := %BAD
         GLOBAL
           GATE KEEPER ENTRY
                                   LABEL
         EXTERNAL
           ADVANCE
                                   PROCEDURE
           TIAWA
                                   PROCEDURE
           CREATE_SEG
DELETE_SEG
                                   PROCEDURE
                                   PROCEDURE
           MAKE_KNOWN
                                   PROCEDURE
           READ
                                   PROCEDURE
           SM_SWAP_IN
SM_SWAP_OUT
                                   PROCEDURE
                                   PROCEDURE
           TERMINATE
                                   PROCEDURE
           TICKET
                                   PROCEDURE
           KERNEL_EXIT
                                   LABEL
```

INTERNAL SSECTION KERNEL_GATE_PROC

```
8860
           GATE KELPER MAIN
                                   PROCEDURE
           KNUDY
           GATE KEEPER ENTRY:
             ! SAVE REGISTERS !
                   R15, #REGISTER_BLOCK
0000 030F
             SUB
0002 0020
2224 1CF9
             LDM
                   @R15. R1. #16
0006 010F
             ! SAVE NSP !
0008 93F2
             PUSE GR15, R2
000A 7D27
             LDCTL R2, NSP
             ! RESTORE INPUT REGISTERS !
eeec 2DF2
             £Χ
                   R2, @R15
             ! SATE REGISTER 2 !
000E 93F2
             PUSH @R15. R2
             ! GET SYSTEM TRAP CODE !
0010 31F2
             LD
                   R2, R15(#TRAP_CODE_OFFSET)
0012 0024
             ! REMOVE SYSTEM CALL IDENTIFIER FROM
               SYSTEM TRAP INSTRUCTION !
0014 8C28
             CIRB RH2
             ! NOTE: THIS LEAVES THE USER VISIBLE
               EXTENDED INSTRUCTION NUMBER IN R2 !
               DECODE AND EXECUTE EXTENDED INSTRUCTION !
             IF
                 R2
             ! NOTE: THE INITIAL VALUE FOR REGISTER 2
               WILL BE RESTORED WHEN THE APPROPRIATE
               CONDITION IS FOUND !
6619 6B65
              CASE #ADVANCE_CALL
                                   THEN
0018 0001
UCIA SECE
001C 0028
                POP
001E 97F2
                      R2, 0R15
0020 5F00
                     ADVANCE
                CALL
8822 8888*
0024 5E08
              CASE #AWAIT_CALL THEN
0026 010C
0028 0B02
002A 0002
002C 5E0E
erze kesa
0030 97F2
                POP
                      R2. @R15
0032 5F00
                     TIAWA
                CALL
6634 6686*
0036 5E08
              CASE #CREATE_SEG_CALL THEN
0038 010C'
003A 0B02
003C 0003
003E 5E0E
EKAE EEAC'
```

```
2042 97F2
                POP
                      R2, 0R15
C044 5F00
                CALL CREATE SEG
0046 2222#
0048 5E08
              CASE #DELETF_SEG_CALL THEN
004A 010C
064C 0B02
ER4E ERE4
0050 5E0E
0052 005E
0254 97F2
                POP
                      R2, @R15
0056 5F00
                CALL
                      DELETE_SEG
0058 0000*
eesa sees
              CASE #MAKE_KNOWN_CAIL
005C 010C'
005E 0B02
eu6e euu5
0062 5E0E
0064 0070
666 97F2
                POP
                      R2. @R15
0068 5F00
                CAIL
                     MAKE_KNOWN
006A 0000*
006C 5EV8
              CASE #READ_CALL
006E 010C'
0070 UP02
6072 6666
0074 5E0E
0076 00821
2278 97F2
                POP
                      R2, @R15
007A 5F00
                CALL READ
007C 0000*
007E 5E08
              CASE #SM_SWAP_IN_CALL
0080 KIOC'
0082 0B02
6684 6662
0086 SEØE
0088 0094
228A 97F2
                POP
                      R2, @R15
008C 5F00
                CAIL SM_SWAP_IN
008E 0000*
2490 SE68
              CASE #SM_SWAP_OUT_CALL
0092 010C
0094 ØB02
666 6668
0098 5E0E
009A 00A6'
889C 97F2
                      R2. 0R15
                POP
009E 5F00
                      SM_SWAP_OUT
                CALL
00AU 0000*
0645 2E68
              CASE #TERMINATE_CALL
00A4 010C'
00A6 0B02
```

```
WEAS WEES WAR OUAL OUBS
                 POP
CCAE 97F2
                        R2. @R15
00B0 5F00
                 CALL
                       TERMINATE
00B2 0000*
0084 5E08
2086 010C
                    #TICKET_CALL
               CASE
                                    THEN
00B8 0B02
REEA CECA
00BC 5E0E
COBE OCCA
EECE 97F2
                 POP
                        R2. @R15
04C2 5F00
                 CALL
                       TICKET
22C4 0000*
66C6 2E68
               CASE #WRITE_CALL
                                    THEN
00C8 010C'
00CA 0B02
ØECC EEØB
OUCE SEVE
OEDO OEDC
00D2 97F2
                 POP
                        R2. @R15
                 CALL
                       WRITE
00D4 5F00
00D6 0FC8
00D8 5F08
               CASE #WRITELN_CALL
                                      THEN
00DA 010C'
00DC 0B02
20DE 200C
UØEØ 5EØE
00E2 00EE'
00E4 97F2
                 POP
                       R2, GR15
00E6 5F00
                 CALL
                       WRITELN
COES OFCO
CUEA SECS
               CASE #CRLF_CALL
                                   THEN
00EC 010C'
00EE 0P02
eere eeed
00F2 5E0E
00F4 0100'
00F6 97F2
                 POP
                       P2, 0R15
00F8 5F00
                 CALL
                       CRLF
OUFA OFD4
               ELSE !INVALID KERNEL INVOCATION!
22FC 5E08
WOFE WINC'
                 ! RETURN TO MONITOR !
                 ! NOTE: THIS RETURN TO MONITOR IS
                   FOR STUB USE ONLY. AN INVALID
                   KERNEL INVOCATION WOULD NORMALLY
                   RETURN TO USER. !
£100 7601
                 LDA
                       P1. $
0102 01001
```

The second secon

```
RØ. #INVALID_KERNEL_ENTRY
0104 2100
                LD
Ø106 ØBAD
0108 5F00
                CAIL MONITOR
2164 VA65
             FΙ
             ! SAVE REGISTERS ON KERNEL STACK !
             ! SAVE R1 !
             PUSH @R15, R1
010C 93F1
             ! GET ADDRESS OF REGISTER BLOCK !
             LDA R1. R15(#4)
010E 34F1
2110 VVV4
             ! SAVE REGISTERS IN REGISTER BLOCK
               ON KERNEL STACK. !
@112 1C19
                  QR1. R1. #16
             LDM
0114 010F
             ! RESTORE R1 FUT MAINTAIN ADDRESS
                OF REGISTER ELOCK !
0116 2DF1
             EX
                   R1, @R15
             ! SAVE R1 ON STACK !
                  R15(#4), R1
0118 33F1
011A 0004
             ! RESTORE REGISTER BLOCK ADDRESS !
£11C 97F1
             POP
                   R1. @R15
             ! SAVE VALID EXIT SP VAIUE !
011E 33F1
                    R15(#30), R1
             LD
2128 861E
             ! EXIT KERNEL BY MEANS OF HARDWARE
               PREEMPT HANDLER !
@122 5E@8
             JP
                   KERNEL_EXIT
0124 0000*
          END GATE KEEPER MAIN END KERNEL GATE KEEPER
0126
```

```
ZEWØWASM 2.02
LOC OBJ CODE STMT SOURCE STATEMENT
```

USER_GATE MODULE

SLISTON STTY

CONSTANT ADVANCE

ADVANCE CALL := 1
AWAIT_CĀLL := 2
CREATE_SEG_CALL := 3
DELETE_SEG_CALL := 4
MAKE_KNOWN_CALL := 5
READ_CALL := 6
SM_SWAP_IN_CALL := 7
SM_SWAP_OUT_CALL := 7
TERMINATE_CALL := 9
TICKET_CALL := 10
WRITE_CALL := 11
CRLF_CALL := 13

GLOBAL SSECTION USAR_GATE_PROC

0004 END ADVANCE
0004 AWAIT PRO

ENTRY

```
0004 7F02
           SC
               #AWAIT CALL
           RET
9006 9E08
2448
         END AWAIT
         CREATE SEG
                      PROCEDURE
2008
        * PARAMETERS:
           R1:MENTOR_SEG_NO
           R2:ENTRY NO
           R3:SIZE
           RR4:CLASS
         ***************
         * RETURNS:
         * RØ:SUCCESS CODE
         **************
         ENTRY
0008 7F03
                #CREATE_SEG_CALL
          SC
000A 9E08
           RET
         END CREATE_SEG
eeec
000C
         DELETE SEG
                      PROCEDURE
         * PARAMETERS:
           R1:MENTOR_SEG_NO
            R2:ENTRY NO
         ***********
         * RETURNS:
         * RØ:SUCCESS CODE
         ****************
         ENTRY
          SC
                #DELETE_SEG_CALL
000C 7F04
EREE SEES
           RET
2618
         END DELETE_SEG
0010
         MAKE_KNOWN
                     PROCEDURE
         · ********************
         * PARAMETERS:
           R1:MENTOR_SEG_NO
           R2:ENTRY NO
           R3:ACCESS DESIRED
         **************
         * RETURNS:
           RØ:SUCCESS CODE
           R1:SEGMENT #
         * R2:ACCESS ALLOWED
         **************
         ENTRY
0010 7F05
           SC
                #MAKE_KNOWN_CALL
0012 9E08
           RET
         END MAKE_KNOWN
0014
```

```
PROCEDURE
2214
        READ
        • *****************
        * PARAMETERS:
          R1:SEGMENT #
                           ×
          P2:INSTANCE
        *****************
         * RETURNS:
          RU:SUCCESS CODE
                           ×
         RR4: EVENTCOUNT
         ******
         ENTRY
0014 7F06
         SC
              #READ_CALL
2216 9E28
          RET
         END READ
0018
        SM_SWAP_IN
                    PROCEDURE
0018
        ™ PARAMETERS:
         * R1:SEGMENT #
         ****************
         * RETURNS:
         * RØ:SUCCESS CODE
         ****************
         ENTRY
0018 7F07
              #SM_SWAP_IN_CALL
         SC
          RET
001A 9E08
        END SM_SWAP_IN
201C
                    PROCEDURE
         SM SWAP OUT
001C
        * PARAMETERS:
         # R1:SEGMENT #
         ****************
         * RETURNS:
         * PØ:SUCCESS CODE
         * ************
         ENTRY
001C 7F08
         SC
              #SM_SWAP_OUT_CALL
ee1E 9E08
          RET
2020
         END SM_SWAP_OUT
                     PROCEDURE
0020
         TERMINATE
        ·*****************
         * PARAMETERS:
          R1:SEGMENT #
         * RETURNS:
         # PØ:SUCCESS CODE
         **************
         ENTRY
              #TERMINATE_CALL
0020 7F09
         SC
```

```
PU22 9E08PET0024END TERMINATE
8824
            TICKET
                              PROCEDURE
            * PARAMETERS:
             * R1:SEGMENT #
             *********
             * RETURNS:
             * Re:SUCCESS CODE
             * RR4:TICKET VALUE
             *************
             ENTRY
0024 7FØA SC
0026 9E08 RET
                     #TICKET_CALL
0028
           END TICKET
0025
             MRITE
                                PROCEDURE
             ENTRY
             S C
Ret
0028 7F0B
                     #WRITE_CALL
002A 9E08
           END WRITE
287C
002C
             WRITELN
                               PROCEDURE
             ENTRY
             SC
RET
665C 216C
                     #WRITELN_CALL
002E 9E08
           END WRITELN
0636
C C 3 C
            CRLF
                               PROCEDURE
             ENTRY

      0030
      7F0D
      SC
      #

      0032
      9E08
      RET

      0034
      END
      CRLF

                     #CRLF_CALL
```

APPENDIX E - BOOTSTRAP_LOADER LISTINGS

Z8000ASM 2.02 LOC OBJ CODE STMT SOURCE STATEMENT

BOOTSTRAP_LOADER MODULE

SLISTON STTY CONSTANT

```
! ***** SYSTEM PARAMETERS ****** !
NR_CPU
                 := 2
                 := NR_CPU*4
NR_VP
NP AVAIL VP
                 := NR CPU*2
MAX DBR NR
                 := 10
STACK_SEG := 1
STACK_SEG_SIZE := %100
STACK_BLOCK := STAC
                 := 1
             := STACK_SEG_SIZE/256
  ! * * OFFSETS IN STACK SEG * *!
                 := STACK_SEG_SIZE-%10
STACK BASE
STATUS_REG_BLOCK:= STACK_SEG_SIZE-%10
INTERRUPT FRAME := STACK_BASE-4
INTERRUPT REG
                 := INTERRUPT_FRAME-34
N_S_P
F_C_W
                  := INTERRUPT_REG-2
                  := STACK_SEG_SIZE-%E
! ***** SYSTEM CONSTANTS ***** !
                 := %FFFF
ON
OFF
                  := Ø
READY
                 := 1
                  := %FFFF
NIL
INVALID
                  := ZEEEE
KERNEL_FCW
                  := %5000
AVAILABLE
                  := Ø
                 := %FF
ALLOCATED
SC OFFSET
                 := 12
```

TYPE

MESSAGE ARRAY [16 BYTE]
ADDRESS WORD
MM_VP_ID WORD
VP_INDEX INTEGER
MSG_INDEX INTEGER

```
MSG TABLE RECORD
      ॖॕॎॖॗॖषड़॓ढ़ऀ॔
                       MESSAGE
                       VP_INDEX
MSG_INDEX
        SENDER
        NEXT_MSG
        FILLER
                       ARRAY [6, WORD]
WP_TABLE RECORD
    [ DBR
              ADDRESS
                       WORD
       PRI
                       WORD
       STATE
                       WORD
       IDLE FLAG
                       WORD
       PREEMPT
      PHYS_PROCESSOR WORD
      NEXT READY VP VP INDEX MSG_INDEX
      MSG_LIST
EXT_ID
                       WORD
       FILLER_1
                       ARRAY [7, WORD]
EXTERNAL
                       PROCEDURE
    GET_DER_ADDR
    CREATE STACK
                       PROCEDURE
                       PROCEDURE
    LIST INSERT
    ALLOCATE MMU
                       PROCEDURE
    UPDATE_MMU_IMAGE PROCEDURE
                       PROCEDURE
    MM_ALLOCATE
    MM_ENTRY
                       LABEL
    IDLE_ENTRY
                       LABEL
    PREEMPT PET
                       LABEL
    BOOTSTRAP ENTRY LABEL
    GATE_KEEPER_ENTRY LABEL NEXT_BLOCK WORD
    MM_CPU_TRL ARRAY[NR_CPU MM_VP_ID]
   VPT
              RECORD
     [ LOCK
                      WORD
       RUNNING_LIST ARRAY[NR_CPU WORD]
READY_LIST ARRAY[NR_CPU WORD]
       READY_LIST
                      MSG INDEX
       FREE LIST
       VIRT_INT_VEC ARRAY[1, ADDRESS]
       FILLER 2
                      WORD
                   ARRAY [NR_VP, VP_TABLE]
       ۷P
                      ARRAY [NR_VP, MSG_TABLE]
       MS G_Q
```

EXT_VP_LIST ARRAY[NR_AVAIL_VP_WORD]
NEXT_AVAIL_MMU ARRAY[MAX_DER_NR EYTE]

PRDS PECORD

[PHYS_CPU_ID WORD

LOG_CPU_ID INTEGER

VP_NR WORD

IDIE_VP VP_INDEX]

INTERNAL SSECTION LOADER_DATA

! NOTE: THESE DECLARATIONS WILL NOT WORK IN A TRUE MULTIPROCESSOR ENVIRONMENT AS THEY ARE SUBJECT TO A "CALL." THEY MUST BE DECLARED AS A SHARED GIOBAL DATAFASE WITH "RACE" PROTECTION (E.G., LOCK).!

0000 NEXT_AVAIL_VP INTEGER 0002 NEXT_EXT_VP INTEGER

```
SSECTION LOADER_INT
         INTERNAL
2200
             BOOTSTRAP
                                     PPOCEDURE
             * CREATES KERNEL PROCESSES AND *
              * INITIALIZES KERNEL DATABASES.*
              * INCLUDES INITIALIZATION OF
              * VIRTUAL PROCESSOR TABLE.
              * EXTERNAL VP LIST, AND MMU
              * IMAGES.
                        ALLOCATES MMU IMAGE *
              * AND CREATES KERNEL DOMAIN
              * STACK FOR KERNEL PROCESSES.
              ENTRY
              ! INITIALIZE PRDS AND MMU POINTER !
              ! NOTE: THE FOLLOWING CONSTANTS ARE
                ONLY TO BE INITIALIZED ONCE. THIS
                WILL OCCUR DURING SYSTEM INITIALIZATION!
2000 4T05
              LD
                        PRDS.PHYS CPU ID, #%FFFF
0002 0000*
0004 FFFF
               ! NOTE: LOGICAL CPU NUMBERS ARE ASSIGNED
                 IN INCREMENTS OF 2 TO FACILITATE INDEXING
                 (OFFSETS) INTO LISTS SUBSCRIPTED BY
                 LOGICAL CPU NUMBER. !
0006 4D05
              LD
                        PRDS.LOG CPU ID. #2
0008 0002*
000A 0002
               ! SPECIFY NUMBER OF VIRTUAL PACCESSORS
                 ASSOCIATED WITH PHYSICAL CPU. !
000C 4D05
              LD
                        PRDS.VP NR. #2
000E 0004*
0010 0002
0012 4D08
              CLR
                        NEXT_BLOCK
0014 0000°
0016 4D08
             CLR
                        NEXT AVAIL VP
0018 0000
                        NEXT EXT VP
001A 4D08
              CLR
ee1c eee2'
              ! ESTABLISH GATE KEEPER AS SYSTEM CALL
                TRAP HANDLEP !
              ! GET PASE OF PROGRAM STATUS AREA!
201E 7D15
              LOCTL
                        R1. PSAP
              ! ADD SYSTEM CALL OFFSET TO PSA FASE ADDR !
0020 0101
              ADD
                       R1. #SC OFFSET
0022 000C
              ! STORE KERNEL FCW IN PSA !
```

GP1. #KERNEL_FCW

0024 0D15

0026 5000

```
! STORE ADDRESS OF GATE KEEPER IN PROGRAM
                 STATUS AREA AS SYSTEM TRAP HANDIER !
0028 A911
               INC
                         R1, #2
               LD
                         GR1, #GATE_KEEPER_ENTRY
2021 0D15
002C 0000*
002E 8D18
                              ! NE'T_AVAIL_MMU INCEX !
              CIP
               ! INITIALIZE ALL MMU IMAGES AS AVAILABLE !
           SET_MMU_MAP:
                DO
2236 4C15
                 LDE
                         NEXT_AVAIL_MMU(R1). #AVAILAELE
6032 0000*
2234 0200
2236 A910
                 INC
                         R1, #1
                 ! CHECK FOR END OF TABLE !
0038 0B01
                 CP
                         R1, #MAX DBR NR
eesa eeea
                 IF EO THEN EXIT FROM SET_MMU_MAP
003C 5E0E
003E 0044'
2046 2E08
0042 0046'
0044 E8F5
               OD
               ! CREATE MEMORY MANAGER PROCESS !
0046 2103
                         R3, #STACK BLOCK
0048 0001
               ! ALLOCATE AND INITIALIZE KERNEL
                 DOMAIN STACK SEGMENT !
004A 5F00
                         MM_ALLOCATE !R3: # OF BLOCKS
               CALL
064C 0000*
                                         RETURNS
                                         R2: START ACDR!
004E A121
               LD
                         R1, R2
0050 2103
               LD
                         R3, #KERNEL_FCW
0252 5220
0054 7604
               LDA
                         R4, MM_ENTRY
0056 0000<del>*</del>
                         R5. %FFFF !NSP!
6658 6165
               LD
005A FFFF
005C 7606
               LDA
                         R6, PREEMPT_RET
005E 0000*
0060 93F1
               PUSH
                         GR15, R1 !SAVE STACK ADIR!
0062 030F
               SJB
                         R15, #8
2464 2448
               LDM
                         QR15, R3, #4
0066 1CF9
0068 0303
                         RØ, R15
euga alfe
               LD
```

! NOTE: ARGLIST FOR CREATE_STACK INCLUDES KERNEL_FCW, INITIAL IC, NSP, AND INITIAL

MIN WAY

```
RETURN POINT. !
LL CREATE_STACK
006C 5F00
              CALL
                                      ! (RØ: ARGUMENT PTR
226E 2222*
                                           R1: TOP OF STACK
                                           R2-R14: INITIAL
                                           REG.STATES !
2272 210F
              ADD
                        R15. #8 !OVERLAY ARGUMENTS!
0072 0008
              ! ALLOCATE MMU IMAGE !
2274 5F22
              CALL
                        ALLOCATE MMU
                                         !RETURNS:
0076 0000*
                                          (RU: DBR #)!
                        R1, #STACK_SEG
6648 5161
              LD
                                           ! SEGMENT NO. !
007A 0001
007C 97F2
                        R2, GR15 !GET STACK ADER!
              POP
007E 2103
                                   ! WRITE ATTRIBUTE !
              LD
                        R3, #0
0000 0000
              ! SPECIFY NUMBER OF BLOCKS. COUNT STARTS
                FROM ZERO. (I.E., 1 BLOCK=0, 2=1, ETC.)!
0082 2104
                        R4, #STACK_BLOCK-1
0084 0000
              ! SAVE DBR # !
0286 93FØ
              PUSH
                        @R15. RØ
              ! CREATE MMU ENTRY FOR MM STACK SEGMENT !
0088 5F00
              CALL
                        UPDATE MMU IMAGE ! (RØ: DER #
40000 A890
                                           R1: SEGMENT #
                                           R2: SEG ADDRESS
                                           R3: SEG ATTRIEUTES
                                           R4: SEG LIMITS) !
              ! RESTORE DBR # !
228C 97F2
              POP
                         Re, eri5
              ! GET ADDRESS OF MMU IMAGE !
008E 5F00
              CALL
                        GET_DBR_ADDR ! (RØ: DER #)
2290 2220*
                                         RETURNS:
                                          (R1: DBR ADDRESS) !
              ! PREPARE VP TABLE ENTRIES FOR MM !
0092 2102
                        R2, #2
                                ! PRIORITY !
0094 0002
0096 2105
              LD
                        R5. #OFF
                                    ! PREEMPT !
0635 0000
009A 2106
              LD
                        R6. #OFF ! KERNEL PROCESS!
009C 0000
              ! UPDATE VPT !
009E 5F00
                                          !(R1: DBR
              CALL
                        UPDATE_VP_TABLE
OCAO OICA'
                                           R2: PRIORITY
```

```
R5: PREEMPT FIAG
                                            R6: EXT YP FLAG)
                                            RETURNS:
                                            R9: VP ID !
              ! INITIALIZE MM CPU TEL IN DISTRIBUTED MEMORY
                 MANAGER WITH VP ID OF MM PROCESS!
               ! GET LOGICAL CPU # !
00A2 610A
              LD R10, PRDS.LOG CPU ID
00A4 0002*
00A6 6FA9
                          MM_CPU_TBL(R10), R9
              LD
40000 8A00
              ! CREATE IDLE PROCESS !
60AA 2103
              LD
                         R3, #STACK BIOCK
00AC 0001
CCAE STCC
                         MM_ALLOCATE !R3: # OF BLOCKS
              CALL
00B0 000C*
                                       RETURNS
                                       R2: START ADDR!
@KBZ V151
              LD
                         R1. R2
              LD
00B4 2103
                         R3. #KERNEL FCW
00B6 5000
20B8 7604
              LDA
                         R4. IDLE_ENTRY
COBA 0000*
00BC 2105
              LD
                         P5. #%FFFF !NSP!
QUBE FFFF
00C0 7606
                         R6, PREEMPT_RET
              LDA
00C2 0000*
00C4 93F1
              PUS H
                         GR15. R1 !SAVE STACK ADDR!
00C6 030F
              SUB
                         R15. #8
00C8 0008
22CA 1CF9
              LDM
                         @R15, R3, #4
00CC 0303
00CE A1F0
              LD
                         RØ, R15
              ! INITIALIZE IDLE STACK VALUES !
00D0 5F00
                         CREATE_STACK ! (RØ: ARGUMENT PTP
              CALL
00D2 0000*
                                           P1: TOP OF STACK
                                           R2-R14: INITIAL
                                           REG. STATES !
00D4 010F
              A DD
                         R15, #8 !OVERLAY ARGUMENTS!
00D6 0008
               ! ALLOCATE MMU IMAGE FOR IDLE PROCESS !
00D8 5F00
              CALL
                         ALLOCATE MMU ! RETURNS RU:DBR # !
00DA 0000*
              ! PREPARE IDLE PROCESS MMU ENTRIES !
00DC 2101
              LD
                         R1, #STACK_SEG ! SEG # !
00DE 0001
00EC 97F2
              POP
                         R2. GR15 !GET STACK ADDR!
```

```
! WRITE ATTRIBUTE !
              LD
                        R3. #0
COE2 2103
00E4 0000
00E6 2104
              LD
                        R4, #STACK BLOCK-1 ! BLOCK LIMITS !
00E8 6000
              ! SAVE DBR # !
CCEA 93F0
              PUSE
                        @R15, R¢
              ! CREATE MMU IMAGE ENTRY !
00EC 5F00
              CALL
                        UPDATE MMU IMAGE !(R1: SEGMENT #
22EE 222C*
                                           R2: SEG ADDRESS
                                           R3: SEG ATTRIBUTES
                                           R4: SEG LIMITS ) !
              ! RESTORE DBR # !
00F0 97F0
              POP
                        RØ, @315
              ! GET MMU ADDRESS !
                        GET DBR ADDR ! (RØ: LBR #)
00F2 5F00
              CALL
00F4 0000*
                                          RETURNS
                                          (R1: DER ADDRESS)!
              ! PREPARE VPT ENTRIES FOR IDLE PROCESS !
                        R2, #0
22F6 2122
              LD
                                         ! PRIORITY!
00F8 0000
00FA 2105
              LD
                        R5. #OFF
                                         ! PREEMPT!
ekec okek
                                         ! KERNEL PROC!
              LD
                        R6. #OFF
00FE 2106
0100 0000
              ! CREATE VPT ENTRIES !
0102 5F00
              CALL
                        UPDATE VP_TABLE ! (R1: DBR
0104 01CA'
                                           R2: PRIORITY
                                           R4: ILLE FLAG
                                           R5: PRLEMPT
                                           R6: EXT_VP FLAG'
                                           RETURNS:
                                           R9: VP ID !
              ! ENTER VP ID OF IDLE PROCESS IN PRDS !
                        PRDS.IDLE_VP, R9
Ø106 6F09
0108 0006*
              ! INITIALIZE IDLE VP'S !
                                         ! PRIORITY !
010A 2102
              LD
                        R2, #1
010C 0001
                        R5, #0N
                                         ! PREEMPT !
016E 2162
              LD
0110 FFFF
0112 2106
              LD
                         R6. #ON
                                         INON-KERNEL PROC!
2114 FFFF
              LD
                         RØ. PRDS.VP NR
0116 6100
Ø118 Ø004*
              ! INITIALIZE VP VALUES !
```

A Mariana Maria

```
DO
011A 5F00
              CALL
                         UPDATE_VP_TABLE ! (R1: DBR
Ø11C Ø1CA
                                            R2: PRIORITY
                                            R4: ICLE FLAG
                                            R5: PREEMPT
                                            R6: EXT VP FLAG)
                                            RETURNS:
                                            R9: VP_ID !
elle abee
              DEC
                         Re, #1
C120 0B00
              CP
                         RU. #0
0122 0000
0124 5E0E
              IF EQ !ALL VP'S INITIALIZED! THEN
Ø126 Ø12C'
Ø128 5EØ8
                  EXIT
012A 012E'
              FΙ
012C E8F6
             OD
              ! INITILIZE VPT HEADER !
              ! GET LOGICAL CPU NUMBER !
012E 6102
             LD
                         R2, PRDS.LOG_CPU_ID
0130 0002*
@132 4D@5
                         VPT.LOCK. #OFF
             LD
0134 0000*
@136 @@@@
@138 4D25
                         VPT.RUNNING_LIST(R2), #NIL
             LD
013A 0002*
013C FFFF
£13E 4D25
             LD
                         VPT.READY_LIST(R2), #NIL
0140 0006*
0142 FFFF
0144 4D08
             CLR
                         VPT.FREE LIST
                                        !HEAD OF MSG LIST!
0146 000A*
           !THREAD VP'S BY PRIORITY AND SET STATES TO READY!
                         R2 !START WITH VP #1!
0148 8D28
             CLR
           THREAD:
              DO
                 LD
                         R13, PRDS.LOG_CPU_ID
214A 612D
014C 0002*
Ø14E 76D3
                 LDA
                         R3.VPT.READY_LIST(R13)
2150 2226*
0152 7604
                 LDA
                         R4, VPT. VP. NEXT_READY_VP
0154 001C*
                 LDA
                         R5.VPT.VP.PRI
e156 76e5
0158 0012*
@15A 7606
                 LDA
                         R6. VPT. VP. STATE
@15C @@14*
015E 2107
                 LD
                         R7.#READY
```

きるとなるとなるという

```
0160 0001
                 ! SAVE OBJ ID !
                 PUSH
Ø162 93F2
                         @R15. R2
Ø164 5FØØ
                 CALL
                         LIST_INSERT !R2: OBJ ID
Ø166 Ø0ØØ*
                                        R3: LIST_HEAD_PTR ADDR
R4: NEXT_OBJ PTR
                                        R5: PRIORITY PTR
                                        R6: STATE PTR
                                        R7: STATE
                 ! RESTORE OBJ ID !
Ø168 97F2
                 POP
                         R2, @R15
216A 2122
                 ADD
                         R2, #SIZEOF VP_TABLE
016C 0020
Ø16E ØEØ2
                 CP
                         P2. #(NR VP * (SIZEOF VP TABLE))
£176 6166
0172 5E0E
                 IF EQ THEN EXIT FROM THREAD FI
0174 017A
@176 5E@8
Ø178 Ø170'
017A E8E7
              OD
              ! INITIALIZE VP MESSAGE LIST !
              ! NOTE: ONLY THE THREAD FOR THE MESSAGE
                LIST NEED BE CREATED AS ALL MESSAGES
                ARE INITIALLY AVAILABLE FOR USE. THE
                INITIAL MESSAGE VALUES WERE CREATED
                FOR CLARITY ONLY TO SHOW THAT THE
                MESSAGES HAVE NO USABLE INITIAL VALUE!
017C 8D18
             CLR
                         R1
         MSG_LST_INIT:
              ! NOTE: R1 REPRESENTS CURRENT ENTRY IN
                MSG LIST, R2 REPRESENTS CURRENT POSITION
                IN MSG_LIST ENTRY, AND RS REPRESENTS
                NEXT ENTRY IN MSG LIST. !
               DO
017E A112
                LD
                         R2, R1
Ø18Ø A123
                LD
                         R3, R2
0182 6163
                ADD
                         R3. #SIZEOF MESSAGE
2184 0010
               FILL_MSG:
                 DO
                 LD
Ø186 4D25
                         VPT.MSG C.MSG(R2), #INVALID
0188 0110*
018A EEEE
018C A921
                 INC
                         R2, #2
                         R2, R3
Ø18E 8B32
                 CP
                 IF EQ THEN EXIT FROM FILL MSG FI
0190 5E0E
@192 @198'
0194 5E08
```

さる ないない ないない

```
V196 V19A'
Ø198 E8F6
               OD
                         VPT.MSG_Q.SENDER(R1). #NIL
               LD
C19A 4D15
019C 0120*
019E FFFF
@1A@ A112
               LD
                         R2, R1
01A2 0101
                         R1, #SIZEOF MSG_TABLE
               ADD
Ø1A4 6620
                         R1, #SIZEOF MSG_TABLE*NR_VP
@1A6 @P@1
               CP
01A8 0100
                IF EC
CLAA SEGE
                THEN
CIAC CIBC
                         VPT.MSG_O.NEXT_MSG(R2), #NII
01AE 4D25
                 LD
01B0 0122*
@1B2 FFFF
                 EXIT FROM MSG_LST_INIT
01B4 5E08
01B6 01C2'
0188 SE08
                ELSE
01BA 01C0'
Ø1BC 6F21
                 LD
                         VPT.MSG Q.NEXT MSG(R2), R1
@1BE @122*
                  FI
Ø1CØ E8DE
             OD
              ! GET LOGICAL CPU # FOR USE
               BY ITC GETWORK. !
Ø1C2 51ØD
                          R13. PRDS.LOG_CPU_ID
21C4 2222*
              ! BOOTSTRAP COMPLETE !
             ! START SYSTEM EXECUTION AT PREEMPT ENTRY !
              ! POINT IN ITC GETWORK PROCEDURE !
             JP
                        BOOTSTRAP_ENTRY
01C6 5E08
01C8 0000*
            END BOOTSTRAP
Ø1CA
```

```
UPDATE VP TABLE PROCEDURE
Ø1CA
              * INITIALIZES VPT ENTRIES
               *******
                REGISTER USE:
                  PARAMETERS:
                   R1: DBR ADDRESS
                   R2: PRIORITY
                   R5: PREEMPT FLAG
R6: EXTERNAL VP FLAG
                  RETURNS:
                   R9: ASSIGNED VP ID
                  LOCAL VARIABLES:
               ×
                   R7: LOGICAL CPU #
                   R8: EXT_VP_LIST_OFFSET
R9: VPT_OFFSET
               ******************
              ENTRY
               ! GET OFFSET IN VPT FOR NEXT ENTRY!
C1CA 6109
              LD
                         R9, NEXT_AVAIL_VP
01CC 0000'
Ø1CE 6F91
              LD
                         VPT.VP.DBR(R9), R1
@1De @21@*
                         VPT.VP.PRI(R9). R2
@1D2 6F92
              LD
@1D4 @012*
€1D6 6F96
              _{
m LD}
                         VPT. VP.IDLE FLAG(R9). R6
01D8 0016*
Ø1DA 6F95
              LD
                         VPT.VP.PREEMPT(R9), R5
@1DC @@18*
01DE 6107
              LD
                         R?, PRDS.LOG_CPU_ID
01E0 0002*
Ø1E2 6F97
              LD
                         VPT. VP. PHYS PRCCESSOR (R9), R7
01E4 001A*
Ø1E6 4D95
              LD
                         VPT. VP. NEXT READY VP(R9), #NIL
£1E8 ££1C*
C1EA FFFF
01EC 4D95
              LD
                         VPT.VP.MSG LIST(R9), #NII
21EE 221E*
01F0 FFFF
              ! CHECK EXTERNAL VP FLAG !
01F2 @B@6
                         R6, #0N
01F4 FFFF
               IF EO !EXTERNAL VP!
Ø1F6 5EØE
                     ! VP IS TC VISIBLE !
               THEN
01F8 0210'
01FA 6108
                LD
                         R8. NEXT_EXT_VP
WIFC CKEZ
                ! INSERT ENTRY IN EXTERNAL VP LIST !
Ø1FE 6F89
                LD
                         EXT_VP_LIST(R8). R9
```

```
0200 0000*
0202 6F98
                 LD
                         VPT. VP.EXT_ID(R9), RE
0204 0020*
0206 A981
                 INC
                         R8, #2
0208 6F08
                         NEXT_EXT_VP, R8
                 LD
020A 0002'
020C 5E08
                ELSE
                      IVP BOUND TO KERNEL PROCESS!
020E 0216'
0210 4D05
                 LD
                         VPT.VP.EXT_ID, #NIL
0212 0020*
0214 FFFF
              FI
Ø216 A19A
              LD
                         R10, R9
0218 @10A
                         RIØ, #SIZEOF VP_TABLE
              ADD
021A 0020
021C 6F0A
              LD
                         NEXT_AVAIL_VP. R10
021E 0000'
0220 9E08
              RET
0222
            END UPDATE_VP_TABLE
         END BOOTSTRAP_LOADER
```

APPENDIX F - LIERARY FUNCTION LISTINGS

Z8000ASM 2.02 OBJ CODE LOC STMT SOURCE STATEMENT

LIBRARY_FUNCTION MODULE

SLISTON STTY


CONSTANT KERNEL FCW := %5000 STACK_SEG_SIZE := %100 STACK BASE := STACK SEG_SIZE-%10 STATUS REG_BLOCK:= STACK SEG_SIZE-%10 INTERRUPT FRAME := STACK PASE-4 INTERRUPT REG

:= INTERRUPT FRAME-34 := INTERRUPT REG-2 N_S_P NIL

:= %FFFF

\$SECTION LIB_PFOC GLOBAL

```
LIST INSERT
                                   PROCEDURE
2222
           * INSERTS OBJECTS INTO A LIST
            * BY ORDER OF PRIORITY AND SETS *
            * ITS STATE
            ******************
              REGISTER USE:
               PARAMETERS:
                R2: OBJECT ID
                R3: HEAD_OF_LIST_PTR ADDR
                R4: NEXT OBJ PTR ADDR
                R5: PRIORITY PTR ADDR
                R6: STATE_PTR ADDR
                R7: OBJECT STATE
               LOCAL VARIABLES:
                RE: HEAD_OF_LIST_PTR
                R9: NEXT OBJ PTR
                RIØ: CURRENT OBJ PRIORITY
                R11: NEXT OBJ PRIORITY
            ENTRY
            ! GET FIRST OPJECT IN LIST !
0000 2138
            LD
                           RS, @R3
0002 0B08
            CP
                           R8, #NIL
2224 FFFF
            IF EQ !LIST IS EMPTY! THEN
0006 5E0E
0008 0018
             ! PLACE OBJ AT HEAD OF LIST !
             LD
000A 2F32
                           @R3, R2
                           R9, R4(R2)
000C 7449
             LDA
868E 8568
                          GR9. #NII
0010 0D95
             LD
0012 FFFF
0014 5E08
            ELSE
0016 005A'
             ! COMPARE OBJ PRI WITH LIST HEAD PRI !
                           R10. R5(R2) !OBJ PRI!
2218 715A
             LD
001A 0200
001C 715B
                           R11. R5(R8) !HEAD PRI!
             LD
001E 0800
0020 8BBA
             CP
                           R10, R11
0022 5E02
             IF GT !OBJ PRI>HEAD PRI! THEN
8824 8838
0026 2F32
              LD
                           OR3. R2 ! PUT AT FRONT!
0028 7348
              LD
                           R4(R2), R8
665V 656R
             ELSE! INSERT IN BODY OF LIST!
002C 5E08
```



002E 005A

```
SEARCH_LIST:
                 CP
                             R8, #NIL
0030 0B08
0032 FFFF
                 IF EC ! END OF LIST! THEN
4034 SEVE
0036 003C'
0038 5E08
                 EXIT FROM SEARCH_LIST
4634 6625,
                 FI
003C 715B
                 LD
                             R11, R5(R8) !GET NEXT PRI!
003E 0800
0040 8BBA
                 CP
                              R10, R11
0042 5E02
                 IF GT !CURRENT PRI>NEXT PRI! THEN
0044 004A'
0046 5E08
                  EXIT FROM SEARCH LIST
0048 0052
                 FΙ
                 ! GET NEXT OBJ !
284A A189
                 LD
                             R9, R8
                 LD
                             R8. R4(R9)
004C 7148
004E 0900
6626 ESEL
                OD
                     ! END SEARCH_LIST !
                ! INSERT IN LIST !
0052 7348
                              R4(R2), R8
2054 2200
0056 7342
               LD
                             R4(R9), R2
0058 0900
              FI
              FΙ
              ! SET OBJECT'S STATE !
005A 7367
              LD
                             R6(R2), R7
062C 6566
005E 9E08
             RET
            END LIST INSERT
0060
```

```
0060
             CREATE STACK
                                    PROCEDURE
             [^
              * INITIALIZES KERNEL STACK
              * SEGMENT FOR PROCESSES
               REGISTER USE:
                PARAMETERS:
                  RØ: ARGUMENT POINTER
                  (INCLUDES: FCW.IC.NSP. AND
                  RETURN POINT. SEE LOCAL
                  VARIABLES BELOW.)
                  R1: TOP OF STACK
                  R2-R14: INITIAL REGISTER
                  STATES. (NOTE: IN DEMO, NOT
                  SPECIFIC INITIAL REGISTER *
                  VALUES ARE SET, EXCEPT R13*
                   (USER ID) FOR USER PRO-
                  CESSES.)
             **********
                 LOCAL VARIABLES
                 (FROM ARGUMENTS STORED ON
                  STACK.)
                  R3: FCW
                  R4: PROCESS ENTRY POINT(IC)*
                  R5: NSP
                  R6: PREEMPT RETURN POINT
              ENTRY
             PUS H
                       GRIS. RØ !SAVE ARGUMENT PTP!
0060 93F0
ee62 ADFe
             ΕX
                       RU. R15 !SAVE SP!
              LDA
                       R15. R1(#INTERRUPT_REG)
0064 341F
0066 00CA
0068 1CF9
              LDM
                       QR15, R1, #16 !INITIAL REG. VALUES!
006A 010F
              ! NOTE: ONLY REGISTERS R2-R14 MAY CONTAIN
                INITIALIZATION VALUES !
             ID
006C A10F
                        R15. R0
                                !RESTORE SP!
             POP
                        RØ. @R15 ! RESTORE ARGUMENT PTR!
006E 97F0
2270 A1FE
             LD
                       R14, R15 !SAVE CALLER RETURN POINT!
                        R15, RØ !GET ARGUMENT PTP!
0072 A10F
              LD
                        R3, @R15, #4 !LOAD ARGUMENTS!
0074 1CF1
              LDM
0276 0303
              LDA
                       R15. R1(#INTERRUPT_FRAME)
0078 341F
0644 OREC
              LDM
                       GR15, R3, #2 ! NIT IRET FRAME!
227C 1CF9
007E 0301
0080 341F
              LDA
                       R15, R1(#N S_P)
4685 6868
              LD
                        @R15, R5
                                  ISET NSP!
0084 2FF5
0086 030F
              SUB
                        R15, #2
```

```
0088 0047
0084 2FF6
                          GR15, R6 !PREEMPT RET POINT!
               LD
008C 3418
008E 00F0
                          R8, R1(#STACK_BASE)
               LDA
               ! INITIALIZE STATUS REGISTEP BLOCK !
               LD
                          RØ. #KERNEL_FCW
0090 2100
0292 5000
                          GRE, R15, #2 !SAVE SP & FCW!
               LDM
6694 1089
0096 ØF01
                          R15, R14 !RESTORE RETURN POINT!
0098 A1EF
               LD
               RET
229A 9E08
             END CREATE_STACK
009C
         END LIBRARY FUNCTION
```

APPENDIX G - INNER TRAFFIC CONTOLIER LISTINGS

ZECCOASM 2.C2 LOC OBJ CODE STMT SOURCE STATEMENT

INNER_TRAFFIC_CONTROL MODULE

\$LISTON \$TTY

!**1. GETWORK:

A. NORMAL ENTRY DOES NOT SAVE REGISTERS.
(THIS IS A FUNCTION OF THE GATEKEEPER).
B. R14 IS AN INPUT PARAMETER TO GETWORK THAT SIMULATES INFO THAT WILL EVENTUALLY BE ON THE MMU HARDWARE. THIS REGISTER MUST BE ESTABLISHED AS A DBR BY ANY PROCEDURE INVOKING GETWORK.

- C. THE PREEMPT INTERRUPT ENTRY HANDLER DOES NOT USE THE GATEKEEPER AND MUST PERFORM FUNCTIONS NORMALLY ACCOMPLISHED BY IT PRIOR TO NORMAL ENTRY AND EXIT.
 - (SAVE/RESTORE: REGS, NSP; UNLOCK VPT, TEST INT)

2. GENERAL:

- A. ALL VIOLATIONS OF VIRTUAL MACHINE INSTRUCTIONS ARE CONSIDERED ERROR CONDITIONS AND WILL RETURN SYSTEM TO THE MONITOR WITH AN ERROR CODE IN RE AND THE PC VALUE IN R1.
- B. ITC PROCEDURES CALLING GETWORK PASS DER (REGISTER R14) AND LOGICAL CPU NUMEER (REGISTER R13) AS INPUT PARAMETERS. (INCLUDES: SIGNAL, WAIT, SWAP_VDEP, PHYS PREEMPT_HANDLER, AND IDLE).

CONSTANT

```
! ****** ERROR CODES ******* !
          := ℓ
                 ! UNAUTHORIZED LOCK !
M L EM
         := 1
                  ! MESSAGE LIST EMPTY !
M_L_ER
R_L_E
                  ! MESSAGE LIST ERRC? !
         := 2
         := 3
                 ! READY LIST EMPTY !
M_T_O
         := 4
                 ! MESSAGE LIST OVERFLOW!
S_N_A
         := 5
                 ! SWAP NOT ALLOWED !
V I E
                 ! VP INCEX ERROR !
         := 6
™_Ω_
         := 7
                  ! MMU UNAVAILABLE !
```

```
MAX_DBR_NR
                    := 10 !PER CPU!
   STACK SEG
                     := 1
   PRDS SEG
   STACK_SEG_SIZE := %100
   ! **** OFFSETS IN STACK SEG **** ! STACK_BASE := STACK_SEG_SIZE-%10
   STACK BASE
   STATUS_REG_BLOCK: = STACK_SEG_SIZE-#10
   INTERRUPT FRAME := STACK BASE-4
   INTERRUPT REG
                    := INTERRUPT_FRAME-34
:= INTERRUPT_REG-2
   N_S_P
F_C_W
                    := STACK SEG SIZE-XE
            := %FFFF
   ON
   OFF
            := 0
   RUNNING := e
   READY
          := 1
   WAITING := 2
          := %FFFF
   NIL
   INVALID := %EEEE
                            ! HBUG ENTRY !
   MONITOR := %A900
   KERNEL FCW := %5000
               := 0
   AVAILABLE
   ALLOCATED
              := %FF
TYPE
   MESSAGE
            ARRAY [16
   ADDRESS WORD
   VP_INDEX
                     INTEGER
   MSG_INDEX
                    INTEGER
   SEG DESC REG
                  RECORD
                  PASE
                             ADDRESS
                  ATTRIBUTES
                                      PYTE
                  LIMITS
                                      EYTE
   MMU
                     ARRAY[NR_SDR_SEG_DESC_REG]
   MSG TABLE RECORD
    [ MSG
                     MESSAGE
      SENDER
                     VP INDEX
      NEXT MSG
                     MSG INDEX
      FILLER
                     ARRAY [6, WORD]
```

```
VP_TABLE RECORD ADD:
                             ADDRESS
                     PRI
                                       WORD
                     STATE
                                       WORD
                      IDLE_FLAG
                                       WORD
                     PREEMPT
                                       WORD
                      PHIS PROCESSOR WORD
                     NEXT_READY_VP VP_INDEX
                     MSG_LIST
EXT_ID
                                       MSG_INDEX
                                       WORD
                     FILTER 1
                                       ARRAY [7. WORD]
                   1
              EXTERNAL
                LIST_INSERT
                                       PROCEDURE
              GLOBAL
                 POOTS TRAP_ENTRY
                                       LABEL
              SSECTION ITC_DATA
                           RECORD
0000
                VPT
                   [ TOCK
                                      WORD
                     RUNNING_LIST ARRAY[NR_CPU WORD]
READY_LIST ARRAY[NR_CPU WORD]
FREE_LIST MSG_INDEX
                     READY LIST ARRAY [NR CPU WORD FREE LIST MSG INDEX VIRT INT VEC ARRAY [1, ADTRESS]
                     FILLER 2
                                      WORD
                     VP.
                                  ARRAY [NR_VP, VP_TABLE]
                                      ARRAY [NR_VP. MSG_TAFLE]
                     MSG_Q
0210
                EXT_VP_LIST ARRAY[NR AVAIL VP WORD]
            SSECTION MMU_DATA
                MMU_IMAGE
0000
                                    RECORD
                        MMU_STRUCTURE
                                                 ARRAY[MAX_DBR_NR MMU]
                NEXT_AVAIL_MMU
20A3
                                    ARRAY [MAX_DBR_NR BYTE]
ØAØA
                PRDS
                          RECORD
                       [PHYS_CPU_ID_WORD_LOG_CPU_ID_INTE
                                      INTEGER
                        VP NR
                                       WORD
                        IDLE VP
                                       VP INDEX
```

```
$SECTION ITC_INT_PROC
            INTERNAL
                                    PROCEDURE
0000
             GETWORK
            ***********************
             * SWAPS VIRTUAL PROCESSORS
             # ON PHYSICAL PROCESSOR.
             * PARAMETERS:
               R13: LOGICAL CPU #
             * REGISTER USE:
                STATUS REGISTERS
                 R14: DBR (SIMULATION)
                 R15: STACK POINTER
                LOCAL VARIABLES:
                 R1: READY VP (NEW)
                 R2: CURRENT VP (OLD)
                 R3: FIAG CONTROL WORD
                 R4: STACK_SEG BASE ADDR # R5: STATUS_REG_BLOCK ADDR # R6: NORMAL_STACK_POINTER #
             ***************
             ENTRY
             ! GET STACK BASE !
                        R4, R14(#STACK_SEG~4)
0000 31E4
             LD
2802 6884
                        R5. R4(#STATUS REG_BLOCK)
             LDA
0004 3445
2006 00F0
              ! * * SAVE SP * * !
                        @R5. R15
0008 2F5F
             LD
              ! * * SAVE FCW * * !
CCCA 7D32
             LDCTL
                        R3. FCW
                        R4(\#FC_W), R3
000C 3343
             LD
000E 00F2
         BOOTSTRAP_ENTRY:
                                  ! GIOBAL LABEL !
              ! GET READY_VP LIST !
                        RI, VPT.READY_LIST(R13)
0010 61D1
             ID
KK12 KK66'
             SELECT VP:
              DO ! UNTIL ELGIBLE READY VP FOUND !
               CP VPT.VP.IDLE FLAG(R1), #ON
2614 4D11
0016 0016°
0018 FFFF
               IF EC ! VP IS IDLE! THEN
EELA SEEE
001C 0030'
                CP VPT. VP. PREEMPT(R1), #ON
ØØ1E 4D11
0022 FFFF
                IF EO
                      ! PREEMPT INTEPRUPT IS ON !
                                                     THEN
0024 5E0E
```

```
0026 002C1
0028 5E08
                 EXIT FROM SELECT VP
002A 003C
               FI
              ELSE ! VP NOT IDLE !
002C 5E08
002E 0034'
                EXIT FROM SELECT VP
0030 5E08
2232 223C'
              ! GET NEXT READY VP !
              LD R3. VPT. VP. NEXT READY VP(R1)
6034 6113
0036 001C
0038 A131
              LD RI, R3
EESA EEEC
             OD
            ! NOTE: THE READY LIST WILL NEVER BE EMPTY SINCE
                THE IDLE VP, WHICH IS THE LOWEST PRI VP,
                WILL NEVER BE REMOVED FROM THE LIST.
                IT WILL RUN ONLY IF ALL OTHER READY VP'S ARE
                IDLING OR IF THERE ARE NO OTHER VP'S UN
                THE READY_LIST. ONCE SCHEDULED, IT
                WILL RUN UNTIL RECEIVING A HOWE INTERRUPT. !
            ! NOTE: R14 IS USED AS DER HERE. WHEN MMU
                IS AVAILABLE THIS SERIES OF SAVE AND LOAD
                INSTRUCTIONS WILL BE REPLACED BY SPECIAL I/O
                INSTRUCTIONS TO THE MMU. !
            ! PLACE NEW VP IN RUNNING STATE
                 VPT.VP.STATE(R1), #RUNNING
663C 4D15
003E 0014'
0040 0000
0442 6FD1
             LD
                  VPT.BUNNING_LIST(R13), R1
0044 0002'
             ! * * SWAP DBP * * !
                  R14. VPT. VP. DBR(R1)
0046 611E
             LD
0048 0010
             I LOAD NEW VP SP !
                 R4. R14(#STACK SEG#4)
224A 31E4
             LD
004C 0004
004E 3445
             LDA P5, R4(#STATUS REG BLOCK)
6626 GEFE
2052 215F
             LD
                  R15. @R5
             ! * * LOAD NEW FCW * *!
LE24 3143
             LD R3. R4(#F_C_W)
0056 00F2
0058 7D3A
             LDCTL FCW. R3
005A 9E08
             RET
005C
           END GETWORK
```

4

```
245C
            ENTER MSG LIST
                                     PROCEDURE
           · *****************************
            ₩ INSERTS POINTER TO MESSAGE
            * FROM CURRENT VP TO SIGNALED VP*
            * IN FIFO MSG_LIST
            ******************************
            * REGISTER USE:
               PAPAMETERS:
                R8(R9):MSG (INPUT)
                R1: SIGNALED_VP (INPUT)
                R13: LOGICAL CPU NUMBER
               LOCAL VARIABLES:
                R2: CURRENT_VP
            ×
                R3: FIRST FREE MSG
                R4: NEXT_FREE_MSG
R5: NEXT_Q_MSG
                R6: PRESENT Q MSG
            ***********
            ENTRY
645C 61D2
             ID R2, VPT.RUNNING_LIST(R13)
005E 0002
             ! GET FIRST MSG FROM FREE_LIST !
0060 6103
             LD R3, VPT.FPEE_LIST
0062 000A
                 i * * * * DEBAG * * * * i
0064 0B03
                 CP R3, #NIL
0066 FFFF
0268 5ECE
                 IF EC THEN
006A 0078
006C 7601
                  IDA R1, S
46E 466C
                  ID RØ, #M_L_O! MESSAGE LIST OVERFLOW!
0070 2100
0072 0004
                  CALL MONITOR
2274 5F00
0076 A900
                 ! * * * END DEBUG * * * !
0278 6134
             LD R4, VPT.MSG_Q.NEXT_MSG(R3)
007A 0122'
007C 6F04
             ID
                 VPT.FREE_LIST, R4
265E 006Y
             ! INSERT MESSAGE LIST INFORMATION !
0080 763A
                       R1@, VPT.MSG_O.MSG(R3)
             LPA
0082 0110
             LD
                       R7.#SIZEOF MESSAGE
0084 2107
0086 0010
erse Basi
             LDIRB
                       GRIK. GR8.R7
008A 07A0
```

```
008C 6F32,
             LD VPT.MSG_Q.SENDER(R3), R2
             ! INSERT MSG IN MSG LIST !
             LD R5. VPT.VP.MSG LIST(R1)
0090 6115
0092 001E'
             CP R5, #NIL
2294 CBC5
0096 FFFF
             IF EQ ! MSG LIST IS EMPTY!
                                            THEN
0098 5E0E
euga eea4'
              ! INSERT MSG AT TOP OF LIST !
009C 6F13
              ID VPT.VP.MSG LIST(R1), R3
269E 261E'
             ELSE ! INSERT MSG IN LIST !
00A0 5E08
00A2 00BC'
             MSG_Q_SEARCH:
             DO ! WHILE NOT END OF LIST !
00A4 0B05
                         R5, #NIL
20A6 FFFF
              IF EQ ! END OF LIST!
                                       THEN
00A8 5E0E
00AA 00B0'
               EXIT FROM MSG_C_SEARCH
CCAC 5EC8
20AE 00B8'
              FI
              ! GET NEXT LINK !
00B0 A156
              LD
                      R6, R5
00B2 6165
              LD
                       R5, VPT.MSG_C.NEXT_MSG(R6)
24B4 6122
00B6 E8F6
             OD
             ! INSERT MSG IN LIST !
                      VPT.MSG_Q.NEXT_MSG(R6), R3
22B8 6F63
             ID
00BA 0122'
             FI
00BC 6F35
             LD
                        VPT.MSG_Q.NEXT_MSG(R3), R5
WUBE 0122'
00C0 9E08
          END ENTER MSG_LIST
eec2
```

```
PROCEDURE
             GET FIRST MSG
ecc2
            1 ***************
             * REMOVES MSG FROM MSG LIST
             * AND PLACES ON FREE LIST.
             * RETURNS SENDER'S MSG AND
             # VP ID
             *************
             *REGISTER USE:
             * PARAMETERS:
                Re(R9): MSG POINTER (INPUT)
               R13: LOGICAL CPU NUMBER (INPUT)*
               R1: SENDER VP (RETURNED)
             * LOCAL VARIABLES
               R2: CURRENT_VP
                R3: FIRST_MSG
                R4: NEXT_MSG
                R5: NEXT_FREE_MSG
                R6: PRESENT FREE MSG
             ***********************************
             ENTRY
                       R2. VPT.RUNNING_LIST(R13)
00C2 61D2
             LD
00C4 0002'
             ! REMOVE FIRST MSG FROM MSG LIST !
                       R3, VPT.VP.MSG IIST(R2)
00C6 6123
0008 001E'
                       ! * * * * DEBAC * * * * . !
eeca ubes
                       CP R3, #NIL
00CC FFFF
                       IF EQ THEN
00CE SEØE
erde eede '
                        LD RO. #M L EM ! MSG LIST EMPTY !
00D2 2100
00D4 0001
22D6 7621
                        LDA R1. $
20D8 00D6
                        CALL MONITOR
00DA 5F00
EEDC A960
                       ! * * * END DEBUG * * * !
                       R4. VPT.MSG Q.NEXT_MSG(R3)
00DE 6134
             LD
0KE0 0122
                       VPT.VP.MSG_LIST(R2), R4
00E2 6F24
             LD
00E4 001E
                      ! INSERT MESSAGE IN FREE_LIST !
20E6 6105
             LD
                       R5, VPT.FREE_LIST
00E8 000A
                       R5, #NIL
EKEA EPES
             CP
OOEC FFFF
                     ! FREE_LIST IS EMPTY !
COEE SECE
             IF EQ
EEFE 2166'
```

```
! INSERT AT TOP OF LIST ! LD VPT.FREE_LIST, R3
00F2 6F03
00F4 000A'
                         VPT.MSG_Q.NLXT_MSG(R3), #NIL
00F6 4D35
               LD
00F8 0122'
CCFA FFFF
              ELSE ! INSERT IN LIST !
00FC 5E08
00FE 011C'
            FREE_O_SEARCH:
                CP
                        R5. #NIL
0100 0B05
0102 FFFF
                IF EO
                       ! END OF LIST !
0104 5E0E
                                          THEN
0106 010C
0108 5E08
                  EXIT FROM FREE_C_SEARCH
010A 0114
                FI
                ! GET NEXT MSG !
Ø10C A156
                LD
                         R6, R5
010E 6165
                         R5, VPT.MSG_C.NEXT_MSG(R6)
                LD
0110 0122'
2112 E8F6
               OD
              ! INSERT IN LIST !
                         VPT.MSG_Q.NEXT_MSG(R6), R3
Ø114 6F63
               LD
@116 @122°
                         VPT.MSG_Q.NEXT_MSG(R3), R5
0118 6F35
               LD
011A 0122'
              FI
              ! GET MESSAGE INFORMATION:
                (RETURNS R1: SENDING VP)
Ø11C 6131
              LD
                         R1. VPT.MSG_O.SENDER(R3)
011E 0120'
                        R10.VPT.MSG_O.MSG(R3)
0120 763A
              LDA
@122 @11@'
0124 2107
              LD
                        R7. #SIZEOF MESSAGE
0126 0010
2128 BAA1
              LDIRB
                        GR8, GR10, R7
012A 0780
Ø12C 9EØ8
              RET
212E
            END GET_FIRST_MSG
```

```
! * * INNER TRAFFIC CONTROL ENTRY FOINTS * *!
```

! NOTE: ALL INTERRUPTS MUST BE MASKET WHENEVER THE VPT IS LOCKED. THIS IS TO PREVENT AN EMBRACE FROM OCCURRING SHOULD AN INTERPUPT OCCUR WHILE THE VPT IS LOCKED.!

GIOBAL SSECTION ITC_GLE_PROC

ENTRY

! COMPUTE OFFSET IN VIRTUAL INTERRUPT VECTOR !

0000 1900 MULT RRC, #SIZEOF ADDRESS

0002 0002

! SAVE ADDRESS OF VIRTUAL INTERRUPT HANDLER IN INTERRUPT VECTOR ! LD VPT.VIRT INT VEC(R1). R2

0004 6F12 0006 000C

0008 9E08 RET

000A END CREATE_INT_VEC

```
GET DBR ADDR PROCEDURE
A999
          * CALCULATES DER ADDRESS FROM
           * DBR NUMBER
          ***********
          * REGISTER USE:
             PARAMETERS:
              RØ: DBR #
                                      *
             RETURNS:
                                      ᄮ
             R1: DBR ADDRESS
           ***********
           ENTRY
           ! GET BASE ADDRESS OF MMU IMAGE !
                    R1, MMU_IMAGE
           LDA
000A 7601
000C 0000'
           ! ADD DER HANDLE (OFFSET) TO MMU FASE
             ADDRESS TO OBTAIN DER ADDRESS !
000E 8101
           ADD
                    R1. RØ
6616 3E68
           RET
0012
         END GET_DBR_ADDR
```

```
PROCEDURE
           ALLOCATE MMU
0012
          * ALLOCATES NEXT AVAILABLE MMU *
           * IMAGE AND CREATES PRDS ENTRY *
           ***********
           * REGISTER USE:
              RETURNS:
               RØ: DBR #
              LOCAL VARIABLES:
               R1: SEGMENT #
               R2: PRDS ADDRESS
               R3: PRDS ATTRIBUTES
               R4: PRDS LIMITS
           ************
           ENTRY
            ! GET NEXT AVAILABLE DER # !
                      RØ
0012 SD08
            CLR
0014 8D18
                      R1
            CLR
            ! NOTE: THE FOLLOWING IS A SAFE SECUENCE
              AS NEXT AVAIL MMU AND MMU ARE CPU LOCAL!
        GET DBR:
            DO
                      NEXT AVAIL MMU(R1), #AVAILABLE
              CPB
0016 4C11
0018 0A00'
2614 6666
                     !MMU ENTRY IS AVAILABLE!
               IF EQ
                THEN
001C 5E0E
001E 002E'
0020 4C15
                 LDB
                      NEXT AVAIL MMU(R1), #ALLOCATED
0022 0A00
0624 FFFF
                 EXIT FROM GET DER
0026 5E08
0028 004A
                      !CURRENT ENTRY IS ALLOCATED!
                EISE
002A 5E09
002C 0048'
222E A910
                 INC
                      R1. #1
                      Re, #SIZEOF MMU
                 ADD
ee3e e1e0
0032 0100
                  I * * * * DEBAC * * * * i
                  CP R1. #MAX DBR NR
2234 ØBC1
0036 000A
                  IF EO THEN
0038 SEØE
063V 6648
                              RO. #M U !MMU UNAVAILALIE!
                    LD
003C 2100
003E 0007
                    LDA
                              R1. 5
KK46 7661
0645 6640,
                              MONITOR
0044 5F00
                    CALL
6646 A966
                   FI
                   ! * * * END DEBUG * * * !
```

```
ΓI
             OD
2448 E8E6
004A 2101
             LD
                        R1, #PRDS_SEG ! SEGMENT NO. !
004C 0000
                                         ! PRDS ADDR
204E 7602
                        RZ, PRDS
             LLV
0050 0A0A'
£052 2103
             LD
                        R3, #1 ! READ ATTR
0254 2201
0056 2104
                        R4. \#((SIZEOF PRDS)-1)/256
             LD
6628 0000
             ! PRDS LIMITS !
             ! CREATE PRDS ENTRY IN MMU IMAGE !
005A 5F00
             CALL
                        UPDATE_MMU_IMAGE !(R1: SEGMENT #
062C 6660,
                                             R2: SEG ADDRESS
                                             R3: ATTRIBUTES
                                             R4: SEG LIMITS)!
005E 9E08
             RET
           END ALLOCATE_MMU
0060
```

```
UPDATE MMU IMAGE
                                  PROCEDURE
2260
          CREATES SEGMENT DESCRIPTOR
           # ENTRY IN MMU IMAGE
           *******
           * REGISTER USE:
              PARAMETERS:
               RØ: DBR #
               R1: SEGMENT #
               R2: SEGMENT ADDRESS
               R3: SEGMENT ATTRIBUTES
               R4: SEGMENT LIMITS
              LOCAL VARIABLES:
               R10: MMU BASE ADDRESS
               R13: OFFSET VARIABLE
           ************
           ENTRY
               R10, #MMU_IMAGE ! MMU BASE ADDRESS !
2262 218A
            LD
0062 0000'
            ADD RIG. RØ
0064 810A
            LD R13, #SIZEOF SEG_DESC_REG
4466 210D
0068 0004
            MULT RR12. R1 ! COMPUTE SEG DESC OFFSET !
ØØ6A 991C
            ADD RIG. RIS !ADD OFFSET TO BASE ADDRESS!
226C 81DA
            ! INSERT DESCRIPTOR DATA!
006E 2FA2
            LD GRIØ, R2
            INC
0070 A9A1
0072 0DA8
                 R14. #2
            CLR
                 @R10
0074 2EAC
            LDB
                 @R10, RL4
                 R12. #1
0076 A9A0
            INC
                 RL4, GR10
            IDB
0078 20AC
                 RL3, #%(2)60001000 ! EXECUTE !
            CPB
227A 0A0B
0870 0808
007E 5E0E
            IF
                EQ THEN
0080 008A'
                                         ! EXECUTE MASK !
0682 060C
                ANDB
                      RL4, #3(2)11112111
2084 F7F7
            ELSE
ØØ86 5EØ8
2688 068E,
                                         ! READ MASK !
208A 060C
                ANDB
                      RL4. #%(2)111111110
008C FEFE
            FI
208E 84EC
            ORB
                 RL4, RL3
0090 2EAC
            LDB
                 @R10, RL4
            RET
0092 9E08
          END UPDATE_MMU_IMAGE
0094
```

```
6684
            TIAW
                                      PROCEDURE
           **********************
            * INTRA KERNEL SYNC/COM PRIMATIVE *
            * INVOKED BY KERNEL PROCESSES
            ****************
            * PARAMETERS
              RE(RE): MSG POINTER (INPUT)
              91: SENDING VP (RETURN)
            GLOBAL VARIABLES
               R14: DBR (PARAM TO GETWORK)
            * LOCAL VARIABLES
               R2: CURRENT VP (RUNNING)
               R3: NEXT_READY VP
               R4: LOCK ADDRESS
               R13: LOGICAL CPU NUMBER
            ENTRY
             ! MASK INTERRUPTS !
2694 7001
                  VI
             DΙ
             ! LOCK VPT !
0096 7604
                       R4. VPT.LOCK
             LDA
eras arra,
                       SPIN_LOCK ! (R4: VPT.LOCK) !
009A 5F00
             CALL
009C 02821
            ! NOTE: RETURNS WHEN VPT IS LOCKED BY THIS VP !
            ! GET CPU NUMBER !
009E 5F00
             CALL
                       GET_CPU NO ! PETURNS:
COAC CZCE'
                                    R1:CPU #
                                    R2:# VP'S!
PEAZ A11D
             LD
                       R13. R1
00A4 61D2
             LD
                       R2. VPT. PUNNING LIST (R13)
00A6 0002'
24A8 6123
             LL
                       R3, VPT.VP.NEXT READY VP(R2)
WWAA WWIC'
00AC 4D21
             CP
                       VPT.VP.MSG_LIST(R2), #NIL
CCAE COLE
COBO FFFF
00B2 5E0E
              IF EC ! CURRENT VP'S MSG LIST IS EMPTY ! THEN
CUB4 CCEA'
              ! REMOVE CURRENT_VP FROM REACY_LIST !
                       i * * * * * DEBAC * * * * * i
00B6 CB03
                       CP
                               R3, #NIL
00B8 FFFF
00BA SEGE
                       IF EO THEN
EEBC EECA'
06BE 5160
                       LD RO, #R_L_E ! READY LIST EMPTY!
6600 0663
08C2 7681
                        LDA R1. $
```

```
ekc4 ekc2'
2006 5F00
                         CALL MONITOR
00C8 A900
                        ! * * * END DEBUG * * * !
00CA 6FD3
               LD
                        VPT.READY LIST(R13), R3
ercc erre,
CUCE 4D25
               LD
                        VPT.VP.NEXT READY VP(R2), #NIL
00D0 001C
22D2 FFFF
                ! PUT IT IN WAITING STATE !
00D4 4D25
               ID VPT.VP.STATE(R2), #WAITING
00D6 0014
2000 8000
               ! SET DER !
                        R14. VPT. VP. DER(R2)
22DA 612E
               LD
66DC 6616,
                ! SCHEDULE FIRST ELGIBLE REALY VP !
               PUSH
eede 93F8
                          @R15.R8
                ! SAVE LOGICAL CPU # !
00E0 93FD
               PUSH
                        @R15, R13
EKEZ SFEE
                                GETWORK !R13:CPU #
                         CALL
00E4 0000'
                                           R14:DER!
                ! RESTORE CPU # !
00E6 97FD
               POP
                       R13. GR15
CCE8 97F8
               POP
                          R8,0R15
             FΙ
             ! GET FIRST MSG ON CURRENT VP'S MSG IIST !
00EA 5F00
             CALL GET FIRST MSG ! COPIES MSG IN MSG ARRAY!
EREC GRCZ,
                                  ! R13: LOGICAL CPU # !
                                  !RETURNS R1:SENDER VP !
             ! UNLOCK VPT !
00EE 4D08
             CIR VPT.LOCK
00F0 0000'
             ! UNMASK VECTORED INTERRUPTS !
00F2 7C05
                   VI
             ! RETURN: R1:SENDER_VP !
20F4 9E08
             RET
          END WAIT
00F6
```

```
46F6
                                       PROCEDURE
            SIGNAL
           * INTRA KERNEL SYNC /COM PRIMATIVE * INVOKED BY KERNEL PROCESSES *
            ******************
            * REGISTER USE:
               PARAMETERS:
                RE(R9): MSG POINTER (INPUT)
                R1: SIGNALED VP_ID (INPUT)
            * GLOBAL VARIABLES
              R13: CPU # (PARAM TO GETWORK)
               R14: DER (PARAM TO GETWORK)
               LOCAL VARIABLES:
               R1: SIGNALED VP
               R2: CURRENT_VP
R4: VPT.LOCK ADDRESS
            ************
            ENTRY
             ! SAVE VP ID !
             PUSH
00F6 93F1
                    @R15. R1
             ! MASK INTERRUPTS !
0KF8 7C01
             DI
                  V I
             ! LOCK VPT !
00FA 7504
             LDA
                      R4. VPT.LOCK
ekec eeke'
                       SPIN_LOCK ! (R4: VPT.LOCK) !
00FE 5F00
             CALL
0100 0282
            !NOTE: RETURNS WHEN VPT IS LOCKED BY THIS VP. !
             ! GET LOGICAL CPU # !
0102 5F00
             CALL
                       GET CPU NO !RETURNS:
@164 65CB,
                                   R1:CPU #
                                   R2:# VP'S!
2126 A11D
             LD
                       R13. R1
             ! RESTORE VP ID !
0108 97F1
             POP
                       R1, @R15
             ! PLACE MSG IN SIGNALED VP'S MSG_LIST !
             CALL ENTEP_MSG_LIST ! (R8:MSG POINTER
010A 5F00
010C 005C
                                   R1:SIGNALED_VP
                                   R13:LOGICAL CFU #)!
010E 4D11
             CP
                      VPT.VP.STATE(R1), #WAITING
2112 2214'
0112 0002
0114 5E0E
             IF EQ ! SIGNALED VP IS WAITING!
¥116 Ø148'
               ! WAKE IT UP AND MAKE IT READY !
Ø118 A112
               LD
                       R2. R1
                       R3. VPT.READY LIST(R13)
211A 76D3
               LDA
```

-

```
011C 0006'
 011E 7604
                            R4. VPT.VP.NEXT_READY_VP
                   LDA
 0120 001C'
 0122 7605
                  LDA
                            R5. VPT.VP.PRI
 0124 0012'
 £126 7666
                  LDA
                            RO, VPT. VP. STATE
 0128 0014
 012A 2107
                  LD
                           R7, #READY
 212C 2421
                  ! SAVE LOGICAL CPU # !
 Ø12E 93FD
                  PUSH
                           GR15, R13
 6136 5Fee
                  CALL
                           LIST INSERT
                                         !R2: OBJ ID
 0132 0000*
                                           R3: LIST_PTR ADDR
R4: NEXT_OEJ_PTR
                                           R5: PRIORITY PTR
                                           R6: STATE PTR
                                           R7: STATE
                  ! RESTORE LOGICAL CPU # !
 0134 97FD
                  POP
                           R13, GR15
                 ! PUT CURRENT VP IN READY STATE ! LD R2. VPT.RUNNING_IIST(R13'
 2136 61D2
                 LD
 0138 0002'
 013A 4D25
                 LD
                           VPT. VP. STATE (R2), #READY
 013C 0014'
 013E 0001
                 ! SET DER !
 @140 612E
                 LD
                           R14, VPT.VP.DPR(R2)
0142 0010
                ! SCHEDULE FIRST ELGIBLE READY UP !
 @144 5Fee
                CALL
                                   !R13:IOGICAL CPU #
                         GETWORK
 0146 0000'
                                     P14:DBR !
               FΙ
                ! UNLOCK VPT !
 0148 4D08
               CLR VPT.LOCK
 214A 0000°
               ! UNMASK VECTORED INTERRUPTS !
 014C 7C05
               \mathbf{E}\mathbf{I}
                     VI
214E 9E28
               RET
£15£
            END SIGNAL
```

```
SET PREEMPT
                             PROCEDURE
6150
          | **************
           * SETS PREEMPT INTERRUPT ON*
           * TARGET_VP. CALLED BY TC_ *
           * ADVANCE.
           **********
           * PEGISTER USE:
           ▼ PARAMETERS:
             P1:TARGET_VP_ID (INPUT) *
           * LOCAL VARIĀBLĒS
            R1: VP INCEX
           ***********
           ENTRY
            ! NOTE: DESIGNED AS SAFE SEQUENCE SO VET NEED
              NOT BE LOCKED. !
            ! CONVERT VP_ID TO VP_INDEX !
£15£ 6112
                     R2. EXT_VP_LIST(R1)
0152 0210'
            ! TURN ON TGT_VP PREEMPT FLAG !
                     VPT.VP.PREEMPT(R2). #ON
2154 4D25
2156 0018
0158 FFFF
            ! ** IF TARGET VP NOT ICCAL
                 ( NOT BOUND TO THIS CPU )
            [IE. IF <<CPU_SEG>>CPU_ID<>VPT.VP.PHYS_CPU(R1)]
            THEN SEND HARDWARE PREEMPT INTERRUPT TO
              VPT.VP.CPU(R1). **!
015A 9E08
            RET
Ø15C
          END SET_PREEMPT
```

```
Ø15C
            IDLE
                            PROCEDURE
           i *********************
            * LOADS IDLE DER ON
            * CURRENT VP. CALLED BY *
            * TC GETWOPK.
            *************
            * REGISTER USE
               GLOBAL VARIABLE
                R13: LCG CPU #
                P14: DBR
               LOCAL VARIABLES:
                R2: CURRENT VP
                R3: TEMP VAR
                R4: VPT.LOCK ADDR
                R5: TEMP
            **************
            ENTRY
             ! GET LOGICAL CPU # !
015C 5F00
                       GET_CPU_NO !RETURNS:
             CALL
             ! LOAD IDLE DBR ON CURRENT VP !
0174 6103
                       R3. PRDS.IDLE VP
0176 0A10'
                       R5. VPT.VP.DBR(R3)
£178 6135
             LD
017A 0010'
Ø17C 6F25
             LD
                       VPT.VP.DBR(R2), R5
217E 0010'
             ! TURN ON CURRENT VP'S IDLE FLAG!
             LD
                       VPT.VP.IDLE FLAG(R2), #ON
Ø18Ø 4D25
0182 0016'
0184 FFFF
             ! SET VP TO READY STATE !
             LD
                       VPT.VP.STATE(R2), #READY
@186 4D25
2188 0214
018A 0001
             ! SCHEDULE FIRST ELIGIBLE READY VP !
018C 5F00
             CALL
                    GETWORK
                            !R13:IOGICAL CPU #
018E 0000'
                              R14:DFR !
             ! UNLOCK VPT !
0190 4D08
             CLR VPT.LOCK
0192 eeee'
             ! UNMASK VECTORED INTERRUPTS !
0194 7005
             ΞI
                  VI
0196 9E08
             RET
            END IDLE
Ø198
```

```
SWAP VDER PROCEDURE
¢198
            # LOADS NEW DER ON
            * CURRENT VP. CALLED BY *
            * TC GETWORK.
            ******
            * REGISTER USE
               PARAMETERS
                R1: NEW_DER (INPUT) *
               GIOBAL VĀRIABLES
                R13: LOGICAL CPU #
                R14: DBR
               LOCAL VARIABLES
                R2: CURRENT_VP
R4: VPT.LOCK ADDR
            ****************
            ENTRY
             ! SAVE NEW DER !
             PUSH
                       @R15, R1
0198 93F1
             ! MASK INTERRUPTS !
619A 7C61
                   VI
             ! LOCK VPT !
019C 7604
                       R4. VPT.LOCK
             LDA
219E @@@@"
                       SPIN LOCK ! (R4: VPT.LOCK) !
21A0 5F00
             CALL
Ø1A2 Ø282
             ! NOTE: BETURNS WHEN VPT IS LOCKED BY THIS VP.!
             ! GET CPU # !
71A4 5F00
             CALL
                       GET CPU NO
                                    !RETURNS:
Y1A6 Y208'
                                     R1: CPU #
                                     R2:# VP'S!
             IC R13, R1 ! GET CURRENT VP !
VIAS A11D
01AA 61D2
             LD
                       R2. VPT.RUNNING_LIST(R13)
Y1AC 2222
                        i * * * DEHLC * * * * i
                       CP VPT.VP.MSG LIST(R2), #NIL
614E 4D21
KIBE EKIE
01B2 FFFF
                       IF NE ! MSG WAITING !
01B4 5E06
                                               THEN
21B6 21C4
3138 2100
                        ID RC. #S_N_A ! SWAP NOT ALLOWED !
41BA 0045
₹18C 76@1
                        LDA R1, S !PC!
@1BE Ø1BC
                        CALL MONITOR
01C0 5F00
Y1CZ A9KK
                       FI
                        ! * * END DEBUG * * !
             ! SET DBR !
```

```
@104 612E
            LD R14. VPT.VP.DER(R2)
0106 0010°
             ! RESTORE NEW DER !
                       RV. GR15
1108 9777
            20 b
             CALL
                      GET_DBR_ADDR ! (RØ: LBR #)
21CA 5F00
WICC GUGA'
                                         RETURNS
                                         (R1: DER ADDR) !
            ! LOAD NEW DBR ON CURRENT VP ! LD VPT.VP.DBR(R2), R1
@1CE 6F21
01D0 0210'
             ! TURN OFF IDLE FLAG !
                       VPT.VP.IDIE FIAG(R2). #CFF
@1D2 4D25
            ID
01D4 0016'
21D6 2222
             ! SET VP TO READY STATE !
             ID VPT.VP.STATE(R2). #READY
Ø1D8 4D25
@1DA @@14 *
V1DC 0001
             ! SCHEDULE FIRST ELGIBLE READY VP !
eide Sfee
             CALL GETWORK !R13:IOGICAL CPU #
01E0 0000°
                              R14:DBR !
             ! UNLOCK VPT !
21E2 4D68
             CLR VPT.LOCK
0134 6666,
             ! UNMASK VECTORED INTERRUPTS !
W1E6 7005
            £Ι
                  VI
01E8 9E08
            PET
           END SWAP VDER
21EA
```

```
CIEA
            PHYS PREEMPT HANDLER
                                   PROCEDURE
           · *****************************
            * HARDWARE PREEMPT INTERRUPT # HANDLER. ALSO TESTS FOR
                                             ą¢.
            * TIRTUAL PREEMPT INTERRUPT
                                             ¥
                                             ķ
            * FLAG AND INVOKES INTERRUPT
            * HANDLER IF FIAG IS SET.
                                             ¥
            * INVOKED UPON EVERY EXIT FROM
            * KERNEL.
                        KERNEL FOW MASKS
            * NVI INTERRUPTS TO PREVENT
            * SIMULTAN BOUS PREEMPT INTERR.
            * HANDLING.
            ************************
            * REGISTER USE
                LOCAL VARIABLES
                R1: PREEMPT INT FLAG
R2: CUPRENT VP
            ₩ GLOBAL VARIABĪES
                R13:LUGICAL CPU #
                P14:DEP
            ************
            ENTRY
             ! * * PREEMPT_HANDLER * *!
             ! SAVE ALL REGISTERS !
             STP
CLEA CONF
                       E15, #32
61EC 0628
FIEE 1CF9
                       @R15, R1, #16
             LDM
01F0 010F
             ! SAVE NORMAL STACK POINTER (NSP) !
21F2 7D67
             LDCTL
                       R6, NSP
                       CR15, R6
01F4 93F6
             PUSH
              ! GET CPU # !
VIF6 5Fee
                      GET_CPU_NO !RETURNS:
             CALL
01F8 02C8'
                                   R1: CPU #
                                   R2:# VP'S!
CIFA A11D
                      R13. R1
             ! MASK INTERRUPTS !
@1FC 7C@1
                    VI
             ΡI
             ! IOCK VPT !
01FE 7604
                   R4. VPT.LOCK
             LDA
KSKK EKKE,
0202 5F00
             CALL SPIN_LOCK
0204 0282
             !RETURNS WHEN VPT IS LOCKED!
             ! SET DER !
0206 61D2
             LD
                       R2. VPT.RUNNING LIST(R13)
```

```
2248 6665,
             LD
                      R14. VPT.VP.DER(R2)
Y28A 612E
020C 0010'
             ! PUT CURPENT PROCESS IN READY STATE!
             LD
                      VPT.VP.STATE(RZ), #READY
EZEE 4025
0210 0014
8212 8881
                      GETICRK
                               !R13:LOG CPU #
4214 5FEK
             CALL
0216 0660,
                                 R14: DBR !
           PREEMPT RET:
             ! UNLUCK VPT !
0218 4D08
             CLP
                   VP".LOCK
021A 0460'
             ! UNMASK VECTORED INTERRUPTS !
021C 7C05
             ΕI
                   VΙ
           KERNEL EXIT:
             ! *** UNMASK VIRTUAL PREEMPTS *** !
             ! ** NOTE: SAFE SEQUENCE AND DOES NOT PEQUIRE
                         VPT TO BE LOCKED. ** !
             ! GET CURRENT VP !
021E 610D
             LD
                   R13, PRDS.LOG CPU ID
0220 0A0C
2222 61D2
             LD R2. VPT.RUNNING LIST(R13)
2224 0002°
             ! TEST PREEMPT INTERRUPT FLAG !
                     VPT.VP.PREEMPT(R2), #ON
655 4D51
0228 0018
022A FFFF
             IF EQ ! PREEMPT FLAG IS ON! THEN
VZZC SEVE
022E 02401
                ! RESET PREEMPT FLAG!
                    VPT.VP.PREEMPT(R2). #OFF
238 4D25
0232 0018°
0234 6666
                ! SIMULATE VIRTUAL PREEMPT INTERRUPT !
0236 2101
                LD
                    R1. #8
0238 0000
623A 6112
                LD
                     R2. VPT.VIRT INT_VEC(R1)
023C 000C
                     @ P 2
023E 1528
                JΡ
           INOTE: THIS JUMP TO TRAFFIC CONTROL
            IS USED ONLY IN THE CASE OF A PREEMPT INTERRUFT.
            AND SIMULATES A HARDWARE INTERRUPT. ** !
            ! *** END VIRTUAL PREEMPT HANCLER ***!
            FI
```

! NOTE: SINCE A HOWE INTERRUPT DOES NOT EXIT THROUGH THE GATE, THOSE FUNCTIONS PROVIDED BY A GATE EXIT TO HANDLE PREEMPTS MUST FE PROVIDED HERE ALSO.!

! RESTORE NSP !

2242 97F6 POP R6, GR15 0242 7D6F IDCTL NSP, R6

! RESTORE ALL REGSTERS !

0244 1CF1 LDM R1, 0R15, #16

0246 010F

0248 010F ADD 915, #32

V24A 0020

! EXECUTE HARDWARE INTERRUPT RETURN !

024C 7B00 IRET

224E END PHYS_PREEMPT_HANDLER

```
RUNNING TP
224E
                                     PROCEDURE
           * CALLED BY TRAFFIC CONTROL.
            * RETURNS VP ID. RESULT IS VALID* ONLY WHILE APT IS LOCKED. **
            *****************
            * REGISTER USE
               PARAMETERS
                R1: EXT_VP_ID (RETURNED)
R3: LOG CPU # (RETURNED)
               LOCAL VARIABLES
                 R2: VF INDEX
            ****************
            ENTRY
             ! MASK INTERRUPTS !
024E 7001
             DI
                  VI
             ! LOCK VPT !
225e 76e4
             LDA
                      R4. VPT.LOCK
0252 0000°
                       SPIN_LOCK ! (R4: VPT.LOCK) !
0254 5F00
             CALL
256 6585
             ! NOTE: RETURNS WHEN VPT IS LOCKED BY THIS VP !
             ! GET LOGICAL CPU # !
                       GET_CPU_NO
                                    !RETURNS:
0258 5F00
             CALL
2254 0208
                                     R1: CPU #
                                     R2:# VP'S!
Ø25C A113
             LD
                       R3, R1
                       R2. VPT.RUNNING LIST(R3)
Ø25E 6132
             LD
KS6K KK65,
             ! CONVERT VP_INDEX TO VP_ID !
                       P1. VPT.VP.EXT ID(R2)
0262 6121
6264 6656 ,
                        ! * * * DEFUG * * * !
2255 0B01
                       CP R1, #NIL
4268 FFFF
                       IF EQ ! KERNEL PROC! THEN
WZ6A 5EWE
0260 027A
226E 2100
                        LD Re. #V_I_E ! VP INDEX ERROR '
0270 0006
0272 7601
                        LDA R1. S
8274 8272°
0276 5F00
                        CALL MONITOR
0278 A900
                        ! * * END DEBUG * * 1
             ! UNLOCK VPT !
             CLR
027A 4D08
                       VPT.LOCK
827C 8888'
             ! UNMASK VECTORED INTERRUPTS !
027E 7005
             ΕI
                   VI
6336 A82A
             RET
           END RUNNING VP
6585
```

A STATE OF THE STA

```
SPIN LOCK PROCEDURE
6282
              * USES SPIN_LUCK MECE. * LOCKS UNLOCKED DATA
               * STRUCTURE (POINTED TO *
               * BY INPUT PARAMETER). *
               ******
               *REGISTER USE
               * PARAMETERS
                 P4: LOCK ADDR (INPUT)~
               ************
               ENTRY
                  NOTE: SINCE ONLY ONE PROCESSOR CURRENTLY
                        IN SYSTEM, LOCK NOT NECESSARY. ** !
                   i * * * DEBAC * * * i
0282 0D41
               CP @R4, #OFF
£284 ££££
               IF NE ! NOT UNLOCKED ! THEN
0286 5E06
Ø288 Ø2961
628V 5166
               LD Re, #U L
                              ! UNAUTHORIZED LOCK !
658C 6666
028E 7601
                LDA R1, S
4294 428E1
0292 5F00
               CAIL MCNITOR
0294 A900
                        1 * * END DEBUG * *!
                      TEST LOCK:
                       ! DO WHILE STRUCTURE LOCKED !
0296 0D46
                       OR4
             TSET
            JP MI, TEST_LOCK
! ** NOTE SEE PLZ/ASM MANUAL
2298 E5FE
                                  FOR RESTRICTIONS ON
                                  USE OF TSET. ** !
029A 9E08
             RET
629C
            END SPIN_IOCK
```

```
229C
            ITC_GET_SEG_PTR
                                     PROCEPURE
           | ************
            * GETS BASE ADDRESS OF SEGMENT
            * INDICATED.
            *******************
            * REGISTER USE:
              RØ:SEG BASE ADDRESS(RET)
               R1:SEG NP (INPUT)
               R2:RUNNING VP (LOCAL)
R3:DER_VALUE (LOCAL)
               R4:VPT.LOCK
               R13:LCGICAL CFU #
            ***********************************!
            ENTRY
             ! SAVE SEGMENT # !
229C 93F1
             PUSH
                     GR15. R1
             ! MASK INTERRUPTS !
029E 7001
                   VI
             DΙ
             ! LOCK VPT !
             LDA
02A0 7604
                     R4.VPT.LOCK
02A2 0000'
                     SPIN LOCK !R4: VPT.LOCK!
02A4 5F00
             CALL
02A6 0292'
             I GET CPT # !
02A8 5F06
             CALL
                     GET CPU NO
                                  !RETURNS:
02AA 02C8'
                                   R1: CPU #
                                   R2:# VP'S!
                      P13. R1
UZAC A11D
             LD
             ! RESTORE SEGMENT # !
             POP
CZAE 97F1
                     R1, @R15
02B0 61D2
             LD
                      92. VPT. RUNNING LIST (R13)
02B2 0002'
6284 6123
             LD
                      R3.VPT.VP.DBR(R2)
0236 0010°
             ! UNLOCK VPT !
62B8 4D68
             CLR
                      VPT.LOCK
02BA 0600'
             ! UNMASK VECTORED INTERRUPTS !
22BC 7C25
             ΕI
                   VΙ
02BE 1900
             MULT
                      RR0.#4
02C0 0004
6202 7136
             LD
                      Re, R3(R1)
02C4 0100
02C6 9E08
             RET
6508
           END ITC_GET_SEG_PTR
```

```
GET CPU NO
                        PROCEDURE
Ø208
         ****************
          * FIND CURRENT CPU_NO
          ₩ CALLED BY DIST MMGR
          * AND MM
          ***********
          * RETURNS
          * R1: CPU NO
          * R2: # OF VP'S
          *******
          ENTRY
          LD
                  R1. PRDS.LOG_CPU_ID
02CB 6101
WECA WARC'
22CC 6102
           LL
                  R2. PRDS.VP_NR
OSCE OAGE,
0200 9E08
           RET
(2D2)
       END GET_CPU_NO
02D2
       K LOCK
                        PROCEDURE
         * STUE FOR WAIT LOCK
          *******
          * R4: LOCK (INPUT)
          ************
          ENTRY
           CALL SPIN_LOCK
62D2 5F00
42D4 4282'
02D6 9E09
          RET
62D8
       END K_LOCK
42D8
       K UNLOCK
                         PROCEDURE
         · *************
             STUE FOR WAIT UNLOCK #
          * R4: LOCK (INPUT)
          *********
          ENTRY
22D8 2D48
          CLR
                GR4
           RET
62DA 9E08
&SDC
       END K_UNLOCK
      END INNER_TRAFFIC_CONTROL
```

LIST OF REFERENCES

- 1. O'Connell, J. S., and Picnardson, I. D., <u>Distributed</u>

 <u>Secure Design for a Multi-Microprocessor Operating</u>

 <u>System</u>, MS Thesis, Naval Postgraduate School,

 June 1979.
- 2. Parks, F. J., <u>The Design of a Secure File Storage</u>

 <u>System</u>, MS Thesis, Naval Postgraduate School.

 December 1979.
- 3. Coleman, A. R., <u>Security Kernel Design for a Microprocessor-Based</u>, <u>Multilevel</u>, <u>Archival Storage System</u>, MS Thesis, Naval Postgraduate School. Tecember 1979.
- 4. Moore, E. E. and Gary, A. V., The Design and Implemention of the Memory Manager for a Secure Archival Storage System, MS Thesis, Naval Postgraduate School.

 June 1984.
- 5. Reitz, S. L., An Implementation of Multiprograming and Process Matagement for a Security Kernel Operating System, MS Thesis, Naval Postgraduate School. June 1986.
- 6. Wells, J. T., Implementation of Segment Management for a Secure Archival Storage System, MS Thesis, Naval Postgraduate School, September 1980.
- 7. Organick, E. J., The Multics System: An Examination of Its Structure, MIT Press, 1972.
- E. Madnick, S. E., and Donovan, J. J., Operating Systems. McGraw Hill, 1974.
- 9. Reed, P. D., <u>Processor Multiplexing In a Layered</u>
 Operating System, MS Thesis, Massachusetts
 Institute of Technology, MIT ICS/TR-167, 1979.
- 10. Schell, It.Col. R. R., "Computer Security: the Achilles Heel of the Electronic Air Force?," <u>Air University Peview</u>, v. 30, no. 2, p. 16-33, January 1979.
- 11. Schell, It.Col. R. R., "Security Kernels: A Methodical Design of System Security," <u>USE Technical Papers</u> (Spring Conference, 1979), p. 245-257, March 1979.

A STATE OF THE STA

- 12. Denning, D. E., "A Lattice Model of Secure Information Flow. Communications of the ACM, v. 19, p. 236-242, May 1976.
- 13. Schroeder, M. D., "A Hardware Architecture for Implementing Protection Rings." Communications of the ACM, v. 15, no. 3, p. 157-172, March 1972.
- 14. Pijkstra, F. W.. "The Eumble Programmer." Communications of the ACM, v. 15, no. 10, p. 859-865, October 1972.
- 15. Reed, P. D., and Kanodia, R. K., "Synchronization with Eventcounts and Sequencers," Communications of the ACM, v. 22, no. 2, p. 115-124, February 1979.
- 16. Saltzer. J. F., Traffic Control in a Multipleted Computer System, Pn.D. Thesis, Massachusetts Institute of Technology, 1966.
- 17. 71log. Inc., 28001 CPN 79002 CPN, Preliminary Product Specification, March 1979.
- 18. Zilor, Inc., Z8010 MMU Memory Management Unit.
 Preliminary Product Specification, October 1979.
- 19. Advanced Micro Computers. AM96/4116 AMZERER 16-Elt MondBoard Computer, User's Manual, 1988.
- 29. Zilog, Inc., ZEGGG PLZ/ASM Assembly Language Frogramming Manual, 23-3755-01, Revision A. April 1979.
- 21. Schell. R. R. and Cox. L. A., Secure Archival Storage
 System, Fart I Design, Naval Postgraduate School,
 NPS52-60-2002, March 1986.
- 22. Schell, P. R. and Cox, L. A., Secure Archival Storage
 System, Part II Segment and Process Management
 Implementation, Naval Postgraduate School,
 NPS52-81-001, March 1981.

THE RESERVE TO SERVE THE PARTY OF THE PARTY

INITIAL DISTRIBUTION LIST

| 1. | Defense Documentation Center | No. | Copies 2 |
|----|---|-----|-------------|
| | ATTN:DDC-TC Cameron Station Alexandria, Wirginia 22314 | | |
| 2. | Library, Code 0142 Naval Postgraduate School Monterey, California 93940 | | 2 |
| 3. | Pepartment Chairman, Code 52 Department of Computer Science Naval Postgraduate School Monterey, California 93948 | | 2 |
| 4. | LTCOL Roser R. Schell, Code 52Sj Department of Computer Science Naval Postgraduate School Monterey, California 93940 | | 5 |
| 5. | Lyle A. Cox. Jr., Code 5201 Department of Computer Science Naval Postgraduate School Monterey, California 93940 | | 4 |
| €. | Joel Trimble, Code 221 Office of Naval Research 800 North Quincy Arlington, Wirginia 22217 | | 1 |
| 7. | Department Chairman Department of Computer Science United States Military Academy West Point, New York 18996 | | 1 |
| Ř. | INTEL Corporation Attn: Mr. Robert Childs Mail Code: SC 4-490 3065 Bowers Avenue Santa Clara, California 95051 | | 1 |
| 9. | Ionn P.I. Woodward The MITRE Corporation P.O. Fox 208 Bedford, Massechusetts 21730 | | 1 |

| 17. | Attn: Mr. Donald Gaubatz 146 Main Street MI 3-2/E41 Maynard, Massachusetts & 1754 | 1 |
|-----|---|---|
| 11. | Joe Ortan University of Southwestern Louisiana P.O. Fox 44336 Lafayette, Louisiana 72564 | 1 |
| 12. | LCDR Gary Baker, Code 37 Pepartment of Computer Technology Naval Postgraduate School Monterey, California 90942 | 1 |
| 13. | LCDR John T. Wells F.O. Pox 366 Waynesboro, Mississippi 39367 | 1 |
| 14. | CPT Anthony R. Strickler Route #12 West Snipley Ferry Road Kingsport, Tennessee 37663 | 5 |